

*Introduction to*


*WHL*

By: Dr. M. SHIPLE

---

# Overview

---



---


# Eyes on VHDL History

---

- VHDL is a hardware description language that can be used to model a digital system.
- 1981: the U.S. Department of Defense and the IEEE initiated HDL project.


The standard revised every five years:

- IEEE Std 1076-1987
- IEEE Std 1076-1993
- IEEE Std 1164-1993



# Different Description Levels


*“Y-chart” due to Gajski & Kahn*




---

# Available tools

---



# Design Flow



---

# Hardware Abstraction

---



External view

HDL




Internal view

---

---

# Multiple Architecture

---






---

# VHDL structure

---

- VHDL used to **model digital systems**



---

# Library

---

Libraries provide a set of packages, components, and functions that simplify the task of designing hardware

```
LIBRARY library_name;
```

```
USE library_name.package_name.package_parts;
```

```
library IEEE;
```


```
use IEEE.STD_LOGIC_1164.all;
```

---

---

# External view


---



```
ENTITY some_entity IS
PORT ( port_name1 : port_mode signaltype;
       port_name1 : port_mode signaltype
       );
END some_entity;
```

---

# Reserved words



---

# VHDL Invariants

---

- **Comments** : Comments in VHDL begin with - - (two consecutive dashes).

`Dout <= A and B; - - first step`


- **Parenthesis** : Use of parenthesis for the reader to understand the purpose the code.

`Dout <= A and B or C; may be Dout <= A and (B or C);`

`Dout <= A and B or C; may be Dout <= (A and B) or C;`

- **VHDL Statements** : Every VHDL statement is terminated with a semicolon.
-

# Entity Example



*port names*

*entity name*

*port mode (direction)*

*port type*

**entity** HALFADD **is**

**port** (A,B : in std\_logic ;

SUM, CARRY : out std\_logic );

**end** HALFADD;

*Semicolon*

*punctuation*

# Definitions

```
entity HALFADD is
port (A,B
      SUM, CARRY : out
end HALFADD;
```

```
std_logic ;
std_logic );
```

Std\_logic

Std\_logic\_vector (7 downto 0)


Std\_logic\_vector (0 to 7)

In


Out

Inout

Buffer




# Exercise







# Exercise




```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY 74ls138 IS
PORT (
    y    : out std_logic_vector (7 DOWNT0 0) ;
    mode : IN  std_logic_vector (2 DOWNT0 0) ;
        E1 : IN  std_logic;
        E2 : IN  std_logic;
        E3 : IN  std_logic) ;
END ENTITY 74ls138 ;
```

---

# Architecture (internal view)

---




*Architecture name*

*entity name*

**ARCHITECTURE** *architecture\_name* **OF** *entity\_name* **IS**  
[declarations]  
**BEGIN** ←  
    (code)  
**END** *architecture\_name*; ← *Semicolon*

# Architecture language

```
ARCHITECTURE architecture_name OF entity_name IS  
[declarations]  
BEGIN  
  (code)  
END architecture_name;
```



ARCHITECTURE

behavioral

when signal is red stop!!  
when signal is yellow check the road and slow down  
when signal is green run :)



# Structural mode

architecture struct of HALFADD is  
begin


```
SUM  <= (A XOR B);
```

```
CARRY <= A AND B ;
```

end struct ;

## NOTE:


The keyword `AND` denotes the use of an AND gate.





# Exercise

```
LIBRARY IEEE;  
USE IEEE.STD_LOGIC_1164.ALL;
```



```
entity HALFADD is
```

```
port (  
    A,B : in    std_logic_vector (3 downto 0) ;  
    SUM : out   std_logic_vector (3 downto 0) ;  
    CARRY : out  std_logic );
```

```
end HALFADD;
```

```
architecture struct of HALFADD is
```

```
begin
```

```
    SUM    <= (A XOR B);
```

```
    CARRY  <=  A AND B ; -- is it correct??
```

```
end struct ;
```



*END*