





# ***DATA TYPES***

*By: M. SHIPLE*

# Previous summary




# Introduction





# Signals

*“signal represents circuit interconnects (wires)”*



**SIGNAL** name : Signal\_type [range] [:= initial\_value];




**SIGNAL** control: **STD\_LOGIC** := '0';

**SIGNAL** count: **INTEGER RANGE** 0 TO 100;

**SIGNAL** y: **STD\_LOGIC\_VECTOR** (7 DOWNT0 0);

# Variables

*“Variable represents storage element”*



**VARIABLE** name : Signal\_type [range] [:= initial\_value];



**VARIABLE** control: **STD\_LOGIC** := '0';  
**VARIABLE** count: **INTEGER RANGE 0 TO 100**;  
**VARIABLE** y: **STD\_LOGIC\_VECTOR (7 DOWNT0 0)**;

# Variables

vs

# Signals



SIGNAL control: `STD_LOGIC := '0';`



VARIABLE Control: `STD_LOGIC := '0';`



immediate

not immediate


Represent

Assignment

Scope

Behavior

# Data types



# Simple Data types

architecture struct of HALFADD is

```
Signal sumA: std_logic;
```

```
Signal sumAA: std_logic_vector(3 downto 0);
```

```
Signal carry : Boolean;
```

```
Signal Sumb : character;
```

```
begin
```


```
    sumA <= '1';
```

```
    sumAA <= "1011";
```

```
    carry <= (A>B);
```

```
    SUMb <= "Ahmed";
```

```
end struct;
```





# Numerical Data types

architecture struct of HALFADD is

**Signal** sum: **Real**;

**Signal** carry : **Integer**;

**Signal** SumA : **Natural**; --positive


begin

SUM <= 1.5 + 2.3;

CARRY <= 3 - 5;

sumA <= 2\*\* 2

end struct ;



# Exercise

```
a      <= '0';
```

```
b      <= '1';
```

```
c      <= 'Z';
```


```
avec   <= "00111010";
```

```
bvec   <= X"3A";
```

```
cvec   <= X"3" & X"A";
```

# Lab 1

System Analysis and Partitioning




**L**  
**A**  
**B**

# ISE flow

System Analysis and Partitioning

Write VHDL code

Write Test Bench in VHDL



- [-] Add Existing Source
- [-] Create New Source
- [-] Design Entry Utilities
  - Create Schematic Symbol
  - Launch ModelSim Simulator
  - View Command Line Log File
  - View VHDL Instantiation Template
- [-] User Constraints
  - Create Timing Constraints
  - Assign Package Pins
  - Edit Constraints (Text)
- [-] Implement Design
  - [-] Synthesize - XST
    - View Synthesis Report
    - View RTL Schematic
    - Check Syntax
  - [+] Translate
  - [-] Fit
    - Fitter Report
    - View Fitted Design (ChipViewer)
  - [-] Generate Programming File
  - [+] Configure Device (iMPACT)
  - [+] Optional Implementation Tools



# ISE flow

System Analysis and Partitioning

Write VHDL code

Write Test Bench in VHDL

Simulate the VHDL CODE

Synthesis to gates

Simulate at gate level

Program or Make Device

Add Existing Source

Create New Source

Design Entry Utilities

Create Schematic Symbol

Launch ModelSim Simulator

View Command Line Log File

View VHDL Instantiation Template

User Constraints

Create Timing Constraints

Assign Package Pins

Edit Constraints (Text)

Implement Design

Synthesize - XST

View Synthesis Report

View RTL Schematic

Check Syntax

Translate

Fit

Fitter Report

View Fitted Design (ChipViewer)

Generate Programming File

Configure Device (iMPACT)

Optional Implementation Tools



# ISE flow

System Analysis and Partitioning

Write VHDL code

Write Test Bench in VHDL

Simulate the VHDL CODE

Synthesis to gates

Simulate at gate level

Program or Make Device

Add Existing Source

Create New Source

Design Entry Utilities

Create Schematic Symbol

Launch ModelSim Simulator

View Command Line Log File

View VHDL Instantiation Template

User Constraints

Create Timing Constraints

Assign Package Pins

Edit Constraints (Text)

Implement Design

Synthesize - XST

View Synthesis Report

View RTL Schematic

Check Syntax

Translate

Fit

Fitter Report

View Fitted Design (ChipViewer)

Generate Programming File

Configure Device (iMPACT)

Optional Implementation Tools

# ISE flow

System Analysis and Partitioning

Write VHDL code

Write Test Bench in VHDL

Simulate the VHDL CODE

Synthesis to gates

Simulate at gate level

Program or Make Device

Add Existing Source

Create New Source

Design Entry Utilities

Create Schematic Symbol

Launch ModelSim Simulator

View Command Line Log File

View VHDL Instantiation Template

User Constraints

Create Timing Constraints

Assign Package Pins

Edit Constraints (Text)

Implement Design

Synthesize - XST

View Synthesis Report

View RTL Schematic

Check Syntax

Translate

Fit



Fitter Report

View Fitted Design (ChipViewer)

Generate Programming File

Configure Device (iMPACT)


Optional Implementation Tools





# ISE flow

System Analysis and Partitioning




# Enumerated Data types

**TYPE** color **IS** (red, green, blue, white);

**TYPE** color **IS** ("00", "01", "10", "11");

**TYPE** my\_integer **IS RANGE** -32 **TO** 32;



**TYPE** color **IS** (red, green, blue, white);  
**TYPE** student\_grade **IS RANGE** 0 **TO** 100;

**TYPE** current **IS RANGE** 0 **to** 1000000000  
**UNITS**

*na*;  
*ua* = 1000 *na*;  
*ma* = 1000 *ua*;  
*a* = 1000 *ma*;  
**END UNITS**;



## Subtypes

- **SUBTYPE** name **IS** datatype **RANGE** range;

## Examples

- **SUBTYPE** natural **IS** INTEGER **RANGE** 0 **TO** INTEGER'HIGH;
- **SUBTYPE** positive **IS** INTEGER **RANGE** ..?.. **TO** INTEGER'HIGH;
- **SUBTYPE** my\_logic **IS** bit **RANGE** '0' **TO** 'Z';
- ..... bit =('X','0','1','Z','W','L','H','-').

# *Subtypes vs Enumerated*

## Comparison


- Save and reduce the width of registers and buses.

## Contrast

- Operations between different data types are **X**.  
Subtypes have a privilege over than enumerated style.



# Composite Data types



```
TYPE bed IS RECORD;
```

```
On_shelf : Boolean;
```

```
Item_ID : Std_vector(7 downto 0);
```


```
Qty : Integer;
```

```
End RECORD;
```

```
TYPE row IS ARRAY (7 DOWNTO 0) OF STD_LOGIC;
```

```
TYPE array1 IS ARRAY (0 TO 3) OF row;
```

# ARRAIES



**TYPE** OneD **IS ARRAY** (7 DOWNTO 0) **OF** STD\_LOGIC;

**TYPE** OneDxOneD **IS ARRAY** (3 DOWNTO 0) **OF** OneD;

**TYPE** twoD **IS ARRAY** (0 to 3,0 to 7) **OF** STD\_LOGIC;

OneD(3) <= '0';

OneDxOneD (3)(5) <= '1';

OneDxOneD (3) <="10110010";

twoD(3,5) <= '0';

## Array examples

Signal `y`: `std_logic_vector(7 downto 0)`;

- `y <= "11111110";`
- `y <= ('1','1','1','1','1','1','0','Z');`
- `y <= "11111" & "000";`
- `y <= (OTHERS => '1');`
- `y <= (7 => '0', 1 => '0', OTHERS => '1');`
- `y(2 DOWNTO 0) <= z(6 DOWNTO 4);`

## Array examples

Type OneD is array (3 downto 0) of std\_logic\_vector (7)

Type twoD is array (0 to 3, 0 to 7) of std\_logic;

- `OneD(0)(7 DOWNTO 0) <= "11110000";`
- `OneD <= ("11111100", ('0','0','0','0','Z','Z','Z','Z'),  
(OTHERS=>'0'), (OTHERS=>'0'));`
- `OneD(0)(7) <= '1';`
  
- `twoD(0,0) <= '1';`
- `twoD <= ("11110000", x"3" , "11110000", (OTHERS=>'0'));`



# Records

*Records are similar to arrays, with objects of different types.*

**TYPE** record\_name **IS**

**RECORD**

    member\_name1 : datatype;

    member\_name2 : datatype;

**END RECORD;**



# Examples

**TYPE** instruction **IS**  
**RECORD**

```
opcode : std_logic;  
src : INTEGER;  
dst : INTEGER;
```

**END RECORD;**

```
inst.src <= 5;  
inst := ('1', 5, 2);
```

Solve page 10 and 11



# Basic VHDL code

$$Y = (\bar{A} \oplus B) + (\overline{CD})$$

- Write the source code
- Compile and synthesis
- Simulate
- Download
- Test
- Write the results.



**E**  
**N**  
**D**