
# VLSI FABRICATION TECHNOLOGY

Dr. Mustafa Shiple




- Introduction
- Silicon IC processing
  - Prearrangement
  - Doping Processes
  - Deposition Processes
  - Formation processes

## **First Point Contact Transistor**



www.pbs.org/transistor/science/events/pointctrans.html


# **First integrated circuit**



Kilby's idea was to make all the components and the chip out of the same block (monolith) of semiconductor material




# IC cross-section




## Prearrangement (Clean Room)

Urban environment = 35,000,000 particles/ $cm^3$  of  $\phi > 0.5\mu m$ Clean room =12 particles/ $cm^3$  of  $\phi < 0.3\mu m$ 



## Prearrangement (Silicon Material)


Silicon is an abundant element and occurs naturally in the form of sand. It need to be purified<sup>1</sup> and uniform<sup>2</sup> crystal grow Periodic Table of the Elements




57	58	59	60	61	62	63	64	65	66	67	68	69	70	71
La	Ce	Pr	Nd	Pm	Sm	Eu	Gd	ТЬ	Dy	Ho	Er	Tm	Yb	Lu
Lanthanum	Cerium	Presectymium	Neodynium	Promethium	Samarun	Europium	Geddiniun	Terbium	Dysprealum	Holmium	Ebiam	Thulum	Ytterbium	Latetium
138.905	110.116	140.908	144.343	144.913	150.36	151.961	157.25	153.925	162.503	164.900	167.259	168.904	173.055	174.967
89	90	91	92	93	94	95	96	97	98	99	100	101	102	103
Ac	Th	Pa	U	Np	Pu	Am	Cm	Bk	Cf	Es	Fm	Md	No	Lr
Actinium	Thorium	Protectinium	Uranium	Neptunism	Plutonium	Americium	Cutium	Berkelun	Californiam	Einsteinium	Fermium	Nerdelesium	Nobelium	Lawrencium
227.028	232.038	231.035	238.029	237.046	244.064	243.061	247.070	247.070	251.080	[254]	257.095	258.1	259.101	[262]

## Prearrangement (Czochralski process)


- 1. Melt silicon at 1425  $^{\circ}$ C
- 2. Add impurities (dopants substrate)
- 3. Spin and pull crystal
- 4. Slice into wafers (400  $\mu m$  to 600  $\mu m$  ) thick.
- 5. Polish one side (Using chemical and mechanical polishing (CMP) techniques)







## **Prearrangement (***Chemical Mechanical Polishing (CMP)***)**

- 1. Mechanical polishing component and Chemical reaction component.
- 2. Goal: to planarize the surface of the wafer prior to photolithography.
- 3. abrasive chemical solution(slurry), is introduced between a polishing pad and the wafer.








# **Doping Processes**


# **Solid State Diffusion**

- 1. Diffusion is a process by which atoms move from a highconcentration region to a low concentration region.
- 2. this method introduces impurity atoms (dopants) into silicon to
- 3. change its resistivity.
- 4. The most common impurities used as dopants are boron (p-type), phosphorus(n-type), and arsenic(n-type).
- 5. Solid state diffusion inherently occurs in **high temperature** steps.





An ion implanter produces ions of the desired dopant, accelerates them by an electric field, and allows them to strike the semiconductor surface




## Diffusion vs. Ion Implantation

Diffusion	Ion Implantation				
Introducing impuriti	ies to semiconductors				
Based on concentration gradient	Injecting an energetic ion beam				
A high-temperature process	A low-temperature process				
Uncontrollable	Dopant concentration could be controlled				
Isotropic dopant profile	Anisotropic dopant profile				
Limited to solid solubility	leads to a high degree of lattice damage				
Need thick layers	Possible through the thin layers				






In oxidation, silicon reacts with oxygen to form silicon dioxide (SiO<sub>2</sub>). (ultra clean furnaces 1000-1200<sup>°</sup>C)



# Physical Vapor Deposition (PVD) Target


#### **Sputter Deposition**

- 1. Gas (e.g., argon)
- 2. Positively ionized
- 3. Accelerated through an electric field
- 4. Target metal sits on the cathode
- 5. Bombarded by the positively charged ions
- 6. Material to be ejected off (mechanically) to wafer
- 7. Poor step coverage



## Chemical Vapor Deposition (CVD)


is a process by which gases or vapors are , leading to the formation of solids on a substrate. CVD can be used to deposit various materials on a silicon substrate including SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, polysilicon





Metallization is the process by which the components of IC's are interconnected by aluminum conductor polysilicon. CVD is used for metallization.


- 1. Interconnect the various components on the chip.
- 2. bonding pads.





# Photolithography


is the process of transferring geometric shapes on a mask to the surface of a silicon wafer. (ultraviolet light + a mask + a light-sensitive chemical resistant polymer). By dropping photoresist to a rotating wafer yielding a uniform thin film on the surface.






numerous mask levels (e.g., active, poly, contacts, etc.) are printed on the wafer.








Isotropy and anisotropy: When a material is attacked by a liquid or vapor etchant, it is removed isotopically (uniformly in all directions) or anisotropic etching (uniformity in vertical direction)








#### **Reactive ion etching (RIE)**

Combination of sputter etching and plasma etching

Radicals and ionized species are generated

Wafer sits on the cathode

Highly selective and highly anisotropic






Wet etching	Dry etching				
Removal of metals, semicondu	ictors, and insulators				
Isotropic and anisotropic	Higher degree of anisotropy				
Using a chemical solution					
Cleaning of wafers					
Rinsed in deionized (DI)					
water					

# **PN Junction**

"Microelectronic Circuits", Adel Sedra

#### Intrinsic Semiconductors




	1	4 ←		— Atomi	ic numbe	er							18
	S	1		— Syml	bol								2
	Sili	con			lame			13	14	15	16	17	He Helium
						<i>(</i> *		5	6	7	8	9	10
[Ne] 3s <sup>2</sup> 3p <sup>2</sup> ∢			4	Electron configuration				в	С	Ν	0	F	Ne
_	Meta	alloid						Boron	Carbon	Nitrogen	Oxygen	Fluorine	Neon
								13	14	15	16	17	18
5	6	7	8	9	10	11	12	Al	Si Silicon	P Phosphorus	S Sulfur	Cl	Ar Argon
23	24	25	26	27	28	29	30	Aluminium 31	32	33	34	35	36
Va	Cr	Mn	Fe	Co	Ni	Cu	Zn	Ga	Ge	As	Se	Br	Kr
nadium	Chromium	Manganese	Iron	Cobalt	Nickel	Copper	Zinc	Gallium	Germanium	Arsenic	Selenium	Bromine	Krypton
41	42	43	44	45	46	47	48	49	50	51	52	53	54
Nb	Мо	Тс	Ru	Rh	Pd	Ag	Cd	In	Sn	Sb	Те	Ι	Xe
obium	Molybdenum			Rhodium	Palladium	Silver	Cadmium	Indium	Tin	Antimony	Tellurium	Iodine	Xenon
73 To	74	75 Do	76	77	78	79	80	81	82 DL	83 D:	84 Do	85	86 <b>D</b> -
Ta	W Tungsten	Re Rhenium	Os Osmium	Ir Iridium	Pt Platinum	Au Gold	Hg Mercury	Tl	Pb Lead	Bi	Po	At	Rn Radon
105	106	107	108	109	110	111	112	113	114	115	116	117	118
Db	Sg	Bh	Hs	Mt	Ds	Rg	Cn	Nh	Fl	Mc	Lv	Ts	Og
bnium	Seaborgium	Bohrium	Hassium	Meitnerium	Darmstadtium	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	Copernicium	Nihonium	Flerovium	Moscovium	Livermorium	Tennessine	and the second second
59	60	61	62	63	64	65	66	67	68	69	70	71	
Pr	Nd	Pm	Sm	Eu	Gd	Tb	Dy	Но	Er	Tm	Yb	Lu	
odymium	Neodymium	Promethium		Europium	Gadolinium	Terbium	Dysprosium	Holmium	Erbium	Thulium	Ytterbium	Lutetium	
91 D	92	93	94 D	95	96	97	98	99	100	101	102	103	
Pa	U Uranium	Np Neptunium	Pu	Am Americium	Cm	Bk Berkelium	Cf Californium	<b>Es</b> Einsteinium	<b>Fm</b> Fermium	Md Mendelevium	No	Lr Lawrencium	
and more a			The second s	memich	ry Topic								

#### **Thermal Generation**

- At room temperature 1.
- Sufficient thermal energy exists. 2.
- Break some of the covalent bonds 3.

When an electrical field E is established in a semiconductor crystal, holes are accelerated the direction of E, and free electrons are accelerated in the direction opposite to that of E.


If a voltage is applied, then both the electron and the hole can contribute to a small *current flow.* 




#### **Drift Current**

When an electrical <u>field E</u> is established in a semiconductor crystal, <u>holes</u> are accelerated in the <u>direction of E</u>, and free <u>electrons</u> are accelerated in the direction <u>opposite to that of E</u>.

#### **Diffusion Current**




At non-uniform charge distribution, the charges flow from high concentration to low concentration



#### Recombination


- 1. Some electrons may fill some of the holes.
- 2. Disappearance of free electrons and holes




introducing impurity atoms into the silicon crystal in sufficient numbers to substantially increase the concentration of either free electrons or holes but with little change in the crystal properties of silicon.

#### **Doped Semiconductors**


# Sb impurity is called an **acceptor**.



13	14	15				
5	6	7				
в	С	Ν				
Boron	Carbon	Nitrogen				
13	14	15				
Al	Si	Р				
Aluminium	Silicon	Phosphorus				
31	32	33				
Ga	Ge	As				
Gallium	Germanium	Arsenic				
49	50	51				
In	Sn	Sb				
Indium	Tin	Antimony				
81	82	83				
Tl	Pb	Bi				
Thallium	Lead	Bismuth				
113	114	115				
Nh	Fl	Мс				
Nihonium	Flerovium	Moscovium				




## **Band Diagrams**




## **PN** Junction


## **Physical Structure**




# 1. Diffusion current




## 2. Depletion Region





Copyright © Physics and Radio-Electronics, All rights reserved

## Summary




-Semiconductors n-type and p-type are brought together





-Electrons and holes migrate across the junction


- -The depletion layer is formed
- -A p.d. is set up across the depletion layer


### **Unbiased PN Junction**
















### **Biased PN Junction (forward bias)**




### **Biased PN Junction (Reverse bias)**

#### **Forward Biased**




### **Biased PN Junction (Reverse bias)**



### Reverse Breakdown

The phenomenon that occurs at V = VZ is known as **junction breakdown**. It is not a destructive phenomenon. That is, the *pn* junction can be repeatedly operated in the breakdown region without a permanent effect on its characteristics.



# End