



Higher Technological Institute 10th of Ramadan City
Department of Electrical & Computers Engineering

High Pass Active Filter

Shaping Circuits (EEC 242)

Student Name:.....
Student No.:.....

UNDER THE SUPERVISION OF
DR. MUSTAFA M. SHIPLE
Moderated by:
ENG. AHMED ABDEL MONEAM

Sep -Jan 2015/2016

[Total Marks is 15]

1 Introduction

The Sallen-Key topology is an electronic filter topology used to implement active filters that is particularly valued for its simplicity. A SallenKey filter is a variation on a VCVS filter that uses a unity-gain amplifier (i.e., a pure buffer amplifier with 0 dB gain). It was introduced by R. P. Sallen and E. L. Key of MIT Lincoln Laboratory in 1955.¹

2 Project Objectives

The aim of this Project is to study active filter circuits. You will analyze, build and test active high pass filters. The project exercise consists of two parts.

- The first part: Design, simulate, and implement 1st order Low pass filter with cutoff frequency (10KHz).
- The Second part: Design, simulate, and implement high pass filter with cutoff frequency (10KHz)


3 First order LPF

3.1 The experiment procedure

- Draw the circuit diagram




- State the characteristic equation, and calculate the component values to realize $f_o = 10KHz$




¹Wikipedia, the free encyclopedia


- Draw the bode plot.



- Simulate the designed circuit and draw the bode-plot .



- Construct the circuit on a breadboard. Connect the circuit to Function generator and oscilloscope.
- Draw the bode-plot by changing the input frequency (Hint: cutoff frequency when the output voltage equal 0.707 of the input voltage).




- Compare and contrast between calculated, simulated and measured results



4 High Pass Filter (Sallen-key)

4.1 The experiment procedure

- Design a high pass filter with maximum flat response to meet the attenuation specification given in next figure:




- Draw the circuit diagram


- State the characteristic equation, and calculate the component values to realize $f_o = 10\text{KHz}$, no peaking, gain = 2 V/V. (Hint: proof your solution using Sallen-key calculator²)

²Sallen-Key Low-pass Filter Design Tool

- Simulate the designed circuit and draw the bode-plot .



- Construct the circuit on a breadboard. Connect the circuit to Function generator and oscilloscope.
- Draw the bode-plot by changing the input frequency (Hint: cutoff frequency when the output voltage equal 0.707 of the input voltage).



- Compare and contrast between calculated, simulated and measured results

5 Appendix

5.1 UA 741 Op Amp Data Sheet

μ A741 General-Purpose Operational Amplifiers

1 Features

- Short-Circuit Protection
- Offset-Voltage Null Capability
- Large Common-Mode and Differential Voltage Ranges
- No Frequency Compensation Required
- No Latch-Up

2 Applications

- DVD Recorders and Players
- Pro Audio Mixers

3 Description

The μ A741 device is a general-purpose operational amplifier featuring offset-voltage null capability.

The high common-mode input voltage range and the absence of latch-up make the amplifier ideal for voltage-follower applications. The device is short-circuit protected and the internal frequency compensation ensures stability without external components. A low value potentiometer may be connected between the offset null inputs to null out the offset voltage as shown in [Figure 11](#).

The μ A741C device is characterized for operation from 0°C to 70°C. The μ A741M device (obsolete) is characterized for operation over the full military temperature range of –55°C to 125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE (PIN)	BODY SIZE (NOM)
μ A741x	SOIC (8)	4.90 mm x 3.91 mm
	PDIP (8)	9.81 mm x 6.35 mm
	SO (8)	6.20 mm x 5.30 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

4 Simplified Schematic




Table of Contents

1 Features	1	8.2 Functional Block Diagram	9
2 Applications	1	8.3 Feature Description	10
3 Description	1	8.4 Device Functional Modes	10
4 Simplified Schematic	1	8.5 μ A741Y Chip Information	10
5 Revision History	2	9 Application and Implementation	11
6 Pin Configurations and Functions	3	9.1 Application Information	11
7 Specifications	4	9.2 Typical Application	11
7.1 Absolute Maximum Ratings	4	10 Power Supply Recommendations	13
7.2 Recommended Operating Conditions	4	11 Layout	13
7.3 Electrical Characteristics μ A741C, μ A741M	5	11.1 Layout Guidelines	13
7.4 Electrical Characteristics μ A741Y	6	11.2 Layout Example	13
7.5 Switching Characteristics μ A741C, μ A741M	6	12 Device and Documentation Support	15
7.6 Switching Characteristics μ A741Y	6	12.1 Trademarks	15
7.7 Typical Characteristics	7	12.2 Electrostatic Discharge Caution	15
8 Detailed Description	9	12.3 Glossary	15
8.1 Overview	9	13 Mechanical, Packaging, and Orderable Information	15

5 Revision History


Changes from Revision D (February 2014) to Revision E	Page
• Added <i>Applications</i> , <i>Device Information</i> table, <i>Pin Functions</i> table, <i>ESD Ratings</i> table, <i>Thermal Information</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section.	1
• Moved <i>Typical Characteristics</i> into <i>Specifications</i> section.	7

Changes from Revision C (January 2014) to Revision D	Page
• Fixed <i>Typical Characteristics</i> graphs to remove extra lines.	7


Changes from Revision B (September 2000) to Revision C	Page
• Updated document to new TI data sheet format - no specification changes.	1
• Deleted <i>Ordering Information</i> table.	1

6 Pin Configurations and Functions


μ A741M . . . J PACKAGE
(TOP VIEW)




μ A741M . . . JG PACKAGE
 μ A741C, μ A741I . . . D, P, OR PW PACKAGE
(TOP VIEW)



μ A741M . . . U PACKAGE
(TOP VIEW)



μ A741M . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

Pin Functions

NAME	PIN				TYPE	DESCRIPTION
	J	JG, D, P, or PW	U	FK		
IN+	5	3	4	7	I	Noninverting input
IN-	4	2	3	5	I	Inverting input
NC	1, 2, 8, 12, 13, 14	8	1, 9, 10	1, 3, 4, 6, 8, 9, 11, 13, 14, 16, 18, 19, 20	—	Do not connect
OFFSET N1	3	1	2	2	I	External input offset voltage adjustment
OFFSET N2	9	5	6	12	I	External input offset voltage adjustment
OUT	10	6	7	15	O	Output
V _{CC+}	11	7	8	17	—	Positive supply
V _{CC-}	6	4	5	10	—	Negative supply

7 Specifications

7.1 Absolute Maximum Ratings

over virtual junction temperature range (unless otherwise noted)⁽¹⁾

		μA741C		μA741M		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage ⁽²⁾	-18	18	-22	22	C
V _{ID}	Differential input voltage ⁽³⁾	-15	15	-30	30	V
V _I	Input voltage, any input ⁽²⁾⁽⁴⁾	-15	15	-15	15	V
Voltage between offset null (either OFFSET N1 or OFFSET N2) and V _{CC-}		-15	15	-0.5	0.5	V
Duration of output short circuit ⁽⁵⁾		Unlimited				
Continuous total power dissipation		See Table 1				
T _A	Operating free-air temperature range	0	70	-55	125	°C
	Case temperature for 60 seconds	FK package		260		°C
	Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds	J, JG, or U package		300		°C
	Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	D, P, or PS package		N/A	N/A	°C
T _{stg}	Storage temperature range	-65	150	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, unless otherwise noted, are with respect to the midpoint between V_{CC+} and V_{CC-}.
- (3) Differential voltages are at IN+ with respect to IN-.
- (4) The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
- (5) The output may be shorted to ground or either power supply. For the μA741M only, the unlimited duration of the short circuit applies at (or below) 125°C case temperature or 75°C free-air temperature.

7.2 Recommended Operating Conditions

		MIN	MAX	UNIT
V _{CC+}	Supply voltage	5	15	V
V _{CC-}		-5	-15	
T _A	Operating free-air temperature	μA741C: 0 70 μA741M: -55 125		°C

Table 1. Dissipation Ratings Table

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR	DERATE ABOVE T _A	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	500 mW	5.8 mW/°C	64°C	464 mW	377 mW	N/A
FK	500 mW	11.0 mW/°C	105°C	500 mW	500 mW	275 mW
J	500 mW	11.0 mW/°C	105°C	500 mW	500 mW	275 mW
JG	500 mW	8.4 mW/°C	90°C	500 mW	500 mW	210 mW
P	500 mW	N/A	N/A	500 mW	500 mW	N/A
PS	525 mW	4.2 mW/°C	25°C	336 mW	N/A	N/A
U	500 mW	5.4 mW/°C	57°C	432 mW	351 mW	135 mW

7.3 Electrical Characteristics μ A741C, μ A741M

 at specified virtual junction temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A ⁽¹⁾	μ A741C			μ A741M			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 0$	25°C	1		6	1		5	mV
		Full range			7.5	± 15		6	
$\Delta V_{IO(adj)}$ Offset voltage adjust range	$V_O = 0$	25°C	± 15			20	200	mV	
I_{IO} Input offset current	$V_O = 0$	25°C	20	200			500	nA	
		Full range			300	500			
I_{IB} Input bias current	$V_O = 0$	25°C	80	500	80		500	nA	
		Full range			800	1500			
V_{ICR} Common-mode input voltage range		25°C	± 12	± 13	± 12		± 13	V	
		Full range	± 12		± 12				
V_{OM} Maximum peak output voltage swing	$R_L = 10$ k Ω	25°C	± 12	± 14	± 12		± 14	V	
	$R_L \geq 10$ k Ω	Full range	± 12		± 12				
	$R_L = 2$ k Ω	25°C	± 10		± 10	± 13			
	$R_L \geq 2$ k Ω	Full range	± 10		± 10				
A_{VD} Large-signal differential voltage amplification	$R_L \geq 2$ k Ω	25°C	20	200	50	200	V/mV		
	$V_O = \pm 10$ V	Full range	15		25				
r_i Input resistance		25°C	0.3	2	0.3		2	M Ω	
r_o Output resistance	$V_O = 0$, See ⁽²⁾	25°C	75		75		Ω		
C_i Input capacitance		25°C	1.4		1.4		pF		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$	25°C	70	90	70		90	dB	
		Full range	70		70				
k_{SVS} Supply voltage sensitivity ($\Delta V_{IO}/\Delta V_{CC}$)	$V_{CC} = \pm 9$ V to ± 15 V	25°C	30		150	30		150	μ V/V
		Full range			150	150			
I_{OS} Short-circuit output current		25°C	± 25	± 40	± 25		± 40	mA	
I_{CC} Supply current	$V_O = 0$, No load	25°C	1.7	2.8	1.7		2.8	mA	
		Full range			3.3	3.3			
P_D Total power dissipation	$V_O = 0$, No load	25°C	50	85	50		85	mW	
		Full range			100	100			

- (1) All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise specified. Full range for the μ A741C is 0°C to 70°C and the μ A741M is –55°C to 125°C.
- (2) This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.

7.4 Electrical Characteristics μ A741Y

at specified virtual junction temperature, $V_{CC\pm} = \pm 15$ V, $T_A = 25^\circ\text{C}$ (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS	μ A741Y			UNIT
			MIN	TYP	MAX	
V_{IO}	Input offset voltage	$V_O = 0$		1	5	mV
$\Delta V_{IO(\text{adj})}$	Offset voltage adjust range	$V_O = 0$		± 15		mV
I_{IO}	Input offset current	$V_O = 0$		20	200	nA
I_{IB}	Input bias current	$V_O = 0$		80	500	nA
V_{ICR}	Common-mode input voltage range		± 12	± 13		V
V_{OM}	Maximum peak output voltage swing	$R_L = 10$ k Ω	± 12	± 14		V
		$R_L = 2$ k Ω	± 10	± 13		
A_{VD}	Large-signal differential voltage amplification	$R_L \geq 2$ k Ω	20	200		V/mV
r_i	Input resistance		0.3	2		M Ω
r_o	Output resistance	$V_O = 0$, See ⁽¹⁾		75		Ω
C_i	Input capacitance			1.4		pF
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR\text{min}}$	70	90		dB
k_{SVS}	Supply voltage sensitivity ($\Delta V_{IO}/\Delta V_{CC}$)	$V_{CC} = \pm 9$ V to ± 15 V		30	150	$\mu\text{V/V}$
I_{OS}	Short-circuit output current			± 25	± 40	mA
I_{CC}	Supply current	$V_O = 0$, No load		1.7	2.8	mA
P_D	Total power dissipation	$V_O = 0$, No load		50	85	mW

(1) This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.

7.5 Switching Characteristics μ A741C, μ A741M

over operating free-air temperature range, $V_{CC\pm} = \pm 15$ V, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	μ A741C			μ A741M			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
t_r	Rise time	$V_I = 20$ mV, $R_L = 2$ k Ω , $C_L = 100$ pF, See Figure 1		0.3			0.3		μs
	Overshoot factor			5%			5%		—
SR	Slew rate at unity gain	$V_I = 10$ V, $R_L = 2$ k Ω , $C_L = 100$ pF, See Figure 1		0.5			0.5		V/ μs

7.6 Switching Characteristics μ A741Y

over operating free-air temperature range, $V_{CC\pm} = \pm 15$ V, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	μ A741Y			UNIT
			MIN	TYP	MAX	
t_r	Rise time	$V_I = 20$ mV, $R_L = 2$ k Ω , $C_L = 100$ pF, See Figure 1		0.3		μs
	Overshoot factor			5%		—
SR	Slew rate at unity gain	$V_I = 10$ V, $R_L = 2$ k Ω , $C_L = 100$ pF, See Figure 1		0.5		V/ μs

7.7 Typical Characteristics

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




Figure 1. Rise Time, Overshoot, and Slew Rate




Figure 2. Input Offset Current vs Free-Air Temperature




Figure 3. Input Bias Current vs Free-Air Temperature




Figure 4. Maximum Output Voltage vs Load Resistance




Figure 5. Maximum Peak Output Voltage vs Frequency

Typical Characteristics (continued)

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




Figure 6. Open-Loop Signal Differential Voltage Amplification vs Supply Voltage




Figure 7. Open-Loop Large-Signal Differential Voltage Amplification vs Frequency




Figure 8. Common-Mode Rejection Ratio vs Frequency




Figure 9. Output Voltage vs Elapsed Time




Figure 10. Voltage-Follower Large-Signal Pulse Response

8 Detailed Description


8.1 Overview

The μ A741 device is a general-purpose operational amplifier featuring offset-voltage null capability.

The high common-mode input voltage range and the absence of latch-up make the amplifier ideal for voltage-follower applications. The device is short-circuit protected and the internal frequency compensation ensures stability without external components. A low value potentiometer may be connected between the offset null inputs to null out the offset voltage as shown in [Figure 11](#).

The μ A741C device is characterized for operation from 0°C to 70°C. The μ A741M device (obsolete) is characterized for operation over the full military temperature range of -55°C to 125°C.

8.2 Functional Block Diagram



Component Count	
Transistors	22
Resistors	11
Diode	1
Capacitor	1

8.3 Feature Description

8.3.1 Offset-Voltage Null Capability

The input offset voltage of operational amplifiers (op amps) arises from unavoidable mismatches in the differential input stage of the op-amp circuit caused by mismatched transistor pairs, collector currents, current-gain betas (β), collector or emitter resistors, etc. The input offset pins allow the designer to adjust for these mismatches by external circuitry. See the [Application and Implementation](#) section for more details on design techniques.

8.3.2 Slew Rate


The slew rate is the rate at which an operational amplifier can change its output when there is a change on the input. The μ A741 has a 0.5-V/ μ s slew rate. Parameters that vary significantly with operating voltages or temperature are shown in the [Typical Characteristics](#) graphs.

8.4 Device Functional Modes

The μ A741 is powered on when the supply is connected. It can be operated as a single supply operational amplifier or dual supply amplifier depending on the application.

8.5 μ A741Y Chip Information

This chip, when properly assembled, displays characteristics similar to the μ A741C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The input offset voltage of operational amplifiers (op amps) arises from unavoidable mismatches in the differential input stage of the op-amp circuit caused by mismatched transistor pairs, collector currents, current-gain betas (β), collector or emitter resistors, etc. The input offset pins allow the designer to adjust for these mismatches by external circuitry. These input mismatches can be adjusted by putting resistors or a potentiometer between the inputs as shown in Figure 13. A potentiometer can be used to fine tune the circuit during testing or for applications which require precision offset control. More information about designing using the input-offset pins, see the application note *Nulling Input Offset Voltage of Operational Amplifiers*, [SLOA045](#).




Figure 11. Input Offset Voltage Null Circuit

9.2 Typical Application

The voltage follower configuration of the operational amplifier is used for applications where a weak signal is used to drive a relatively high current load. This circuit is also called a buffer amplifier or unity gain amplifier. The inputs of an operational amplifier have a very high resistance which puts a negligible current load on the voltage source. The output resistance of the operational amplifier is almost negligible, so it can provide as much current as necessary to the output load.




Figure 12. Voltage Follower Schematic

9.2.1 Design Requirements

- Output range of 2 V to 11.5 V
- Input range of 2 V to 11.5 V

Typical Application (continued)

- Resistive feedback to negative input

9.2.2 Detailed Design Procedure

9.2.2.1 Output Voltage Swing

The output voltage of an operational amplifier is limited by its internal circuitry to some level below the supply rails. For this amplifier, the output voltage swing is within ± 12 V, which accommodates the input and output voltage requirements.

9.2.2.2 Supply and Input Voltage

For correct operation of the amplifier, neither input must be higher than the recommended positive supply rail voltage or lower than the recommended negative supply rail voltage. The chosen amplifier must be able to operate at the supply voltage that accommodates the inputs. Because the input for this application goes up to 11.5 V, the supply voltage must be 12 V. Using a negative voltage on the lower rail rather than ground allows the amplifier to maintain linearity for inputs below 2 V.

9.2.3 Application Curves for Output Characteristics




Figure 13. Output Voltage vs Input Voltage




Figure 14. Current Drawn Input of Voltage Follower (I_{IO}) vs Input Voltage




Figure 15. Current Drawn from Supply (I_{CC}) vs Input Voltage

10 Power Supply Recommendations

The μ A741 is specified for operation from ± 5 to ± 15 V; many specifications apply from 0°C to 70°C . The [Typical Characteristics](#) section presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

CAUTION

Supply voltages larger than ± 18 V can permanently damage the device (see the [Absolute Maximum Ratings](#)).

Place 0.1- μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies. For more detailed information on bypass capacitor placement, refer to the [Layout Guidelines](#).

11 Layout

11.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1- μF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from $V+$ to ground is applicable for single supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current. For more detailed information, refer to *Circuit Board Layout Techniques*, [SLOA089](#).
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping R_F and R_G close to the inverting input minimizes parasitic capacitance, as shown in [Layout Example](#).
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

11.2 Layout Example




Figure 16. Operational Amplifier Schematic for Noninverting Configuration

Layout Example (continued)




Figure 17. Operational Amplifier Board Layout for Noninverting Configuration