

Higher Technological Institute 10^{th} of Ramadan City Department of Electrical & Computers Engineering

High Pass Active Filter Shaping Circuits (EEC 242)

Student	Name:
Student	No.:

UNDER THE SUPERVISION OF DR. MUSTAFA M. SHIPLE Moderated by: ENG. AHMED ABDEL MONEAM

Sep -Jan 2015/2016

[Total Marks is 15]

1 Introduction

The Sallen-Key topology is an electronic filter topology used to implement active filters that is particularly valued for its simplicity. A SallenKey filter is a variation on a VCVS filter that uses a unity-gain amplifier (i.e., a pure buffer amplifier with 0 dB gain). It was introduced by R. P. Sallen and E. L. Key of MIT Lincoln Laboratory in 1955.¹

2 Project Objectives

The aim of this Project is to study active filter circuits. You will analyze, build and test active high pass filters. The project exercise consists of two parts.

- The first part: Design, simulate, and implement 1^{st} order Low pass filter with cutoff frequency (10KHz).
- The Second part: Design, simulate, and implement high pass filter with cutoff frequency (10 K H z)

3 First order LPF

3.1 The experiment procedure

• Draw the circuit diagram

• State the characteristic equation, and calculate the component values to realize $f_o = 10 KHz$

¹Wikipedia, the free encyclopedia

• Draw the bode plot.

• Simulate the designed circuit and draw the bode-plot .

-	 					
-						
-	 					
-						
-						

- Construct the circuit on a breadboard. Connect the circuit to Function generator and oscilloscope.
- Draw the bode-plot by changing the input frequency (Hint: cutoff frequency when the output voltage equal 0.707 of the input voltage).


1		 			
1		 			

• Compare and contrast between calculated, simulated and measured results

4 High Pass Filter (Sallen-key)

4.1 The experiment procedure

• Design a high pass filter with maximum flat response to meet the attenuation specification given in next figure:



• Draw the circuit diagram

• State the characteristic equation, and calculate the component values to realize $f_o = 10 KHz$, no peaking, gain = 2 V/V. (Hint: proof your solution using Sallen-key calculator²)

²Sallen-Key Low-pass Filter Design Tool

-							
		1	1 1 1 1 1 1	 			
-							
			1 1 1 1 1 1				
-							
			1				
+							
			1				
1			1 1 1				
	 		++		 	 	

• Simulate the designed circuit and draw the bode-plot .

- Construct the circuit on a breadboard. Connect the circuit to Function generator and oscilloscope.
- Draw the bode-plot by changing the input frequency (Hint: cutoff frequency when the output voltage equal 0.707 of the input voltage).

									Π.			1					TTT
									П.			1				1	1111
									н.								
									÷1								
-									÷.								
									1i -								+++++
									П.								
									н.			1					
								_	н.								+++++
-									÷11								
									1i -								+++++
									Ti –								
I	+					_			44								$++\Pi$
-	+++-				++++				÷1.								+++++
1									ti -								+++++
				 												-	
									Π.								
									П. –			1				1	
			_			_		_	н.								
					++++											-	
				 					÷1.								
1									Ti –							1	
									п.			1				1	
									н.								
-	+++								÷1								
									11 -								+++++
1									ti –								
									н.								
-									н.								+++++
-									н.								+++++
<u> </u>												-				HI	
									11 -								+++++
1									TI -			1				1	++++
									н.								
	++						++++		11								
1									ti –								++++
1		1							Ti –			1			1	1	++++
,		 		 	 	 	 	 		فالمانية المراجع المساري والمسترج والمسترجع المسترجع المسترجع والمسترجع والمسترجم والمسترجم والمسترجع والمسترجم و							

• Compare and contrast between calculated, simulated and measured results

5 Appendix

5.1 UA 741 Op Amp Data Sheet







uA741

SLOS094E - NOVEMBER 1970 - REVISED JANUARY 2015

µA741 General-Purpose Operational Amplifiers

Technical

Documents

Sample &

Buy

1 Features

- Short-Circuit Protection
- Offset-Voltage Null Capability
- Large Common-Mode and Differential Voltage
 Ranges
- No Frequency Compensation Required
- No Latch-Up

2 Applications

- DVD Recorders and Players
- Pro Audio Mixers

3 Description

Tools &

Software

The μ A741 device is a general-purpose operational amplifier featuring offset-voltage null capability.

The high common-mode input voltage range and the absence of latch-up make the amplifier ideal for voltage-follower applications. The device is short-circuit protected and the internal frequency compensation ensures stability without external components. A low value potentiometer may be connected between the offset null inputs to null out the offset voltage as shown in Figure 11.

The μ A741C device is characterized for operation from 0°C to 70°C. The μ A741M device (obsolete) is characterized for operation over the full military temperature range of –55°C to 125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE (PIN)	BODY SIZE (NOM)
	SOIC (8)	4.90 mm × 3.91 mm
μA741x	PDIP (8)	9.81 mm × 6.35 mm
	SO (8)	6.20 mm × 5.30 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

4 Simplified Schematic




Table of Contents

1	Feat	tures	1
2	Арр	lications	1
3	Des	cription	1
4	Sim	plified Schematic	1
5	Rev	ision History	2
6	Pin	Configurations and Functions	3
7	Spe	cifications	4
	7.1	Absolute Maximum Ratings	4
	7.2	Recommended Operating Conditions	4
	7.3	Electrical Characteristics µA741C, µA741M	<mark>5</mark>
	7.4	Electrical Characteristics µA741Y	6
	7.5	Switching Characteristics µA741C, µA741M	6
	7.6	Switching Characteristics µA741Y	6
	7.7	Typical Characteristics	7
8	Deta	ailed Description	9
	8.1	Overview	9


	8.2	Functional Block Diagram	9
	8.3	Feature Description	. 10
	8.4	Device Functional Modes	10
	8.5	µA741Y Chip Information	10
9	App	lication and Implementation	. 11
	9.1	Application Information	11
	9.2	Typical Application	11
10	Pow	er Supply Recommendations	. 13
11	Lay	out	. 13
	11.1	Layout Guidelines	13
	11.2	Layout Example	13
12	Dev	ice and Documentation Support	. 15
	12.1	Trademarks	15
	12.2	Electrostatic Discharge Caution	15
	12.3	Glossary	. 15
13	Mec	hanical, Packaging, and Orderable	
		mation	. 15

5 Revision History

CI	nanges from Revision D (February 2014) to Revision E	Page
•	Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	1
•	Moved Typical Characteristics into Specifications section.	7
CI	nanges from Revision C (January 2014) to Revision D	Page
•	Fixed Typical Characteristics graphs to remove extra lines.	7
CI	nanges from Revision B (September 2000) to Revision C	Page
•	Updated document to new TI data sheet format - no specification changes Deleted Ordering Information table.	



6 Pin Configurations and Functions



µA741M . . . JG PACKAGE µA741C, µA741I...D, P, OR PW PACKAGE (TOP VIEW) OFFSET N1 8 NC IN-[7 VCC+ 2 6 🛛 OUT IN + [3 5 OFFSET N2 V_{CC}-4 $\mu A741M \dots FK PACKAGE$ (TOP VIEW) ž NC OFFSET I NC NC NC 3 2 1 20 19 NC 18 NC IN-Π 5 17 🔲 V_{CC+} NC NC 6 16 IN+ OUT 15 7 NC NC 8 14 **П** 9 10 11 12 13 VCC-NC OFFSET N2 NC S

NC – No internal connection

Pin Functions

			PIN			
NAME	J	JG, D, P, or PW	U	FK	TYPE	DESCRIPTION
IN+	5	3	4	7	I	Noninverting input
IN-	4	2	3	5	I	Inverting input
NC	1, 2, 8, 12, 13, 14	8	1, 9, 10	1,3,4,6,8,9,11,13,1 4,16,18,19,20		Do not connect
OFFSET N1	3	1	2	2	I	External input offset voltage adjustment
OFFSET N2	9	5	6	12	Ι	External input offset voltage adjustment
OUT	10	6	7	15	0	Output
V _{CC} +	11	7	8	17	_	Positive supply
V _{CC} -	6	4	5	10	_	Negative supply

TEXAS INSTRUMENTS

www.ti.com

7 Specifications

7.1 Absolute Maximum Ratings

over virtual junction temperature range (unless otherwise noted)⁽¹⁾

			μA741C	:	μA741M	I	UNIT
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾		-18	18	-22	22	С
V _{ID}	Differential input voltage ⁽³⁾		-15	15	-30	30	V
VI	Input voltage, any input ⁽²⁾⁽⁴⁾		-15	15	-15	15	V
	Voltage between offset null (either OFFSET N1 or OF	FSET N2) and V _{CC-}	-15	15	-0.5	0.5	V
	Duration of output short circuit ⁽⁵⁾				Unlimited		
	Continuous total power dissipation			S	ee Table 1		
T _A	Operating free-air temperature range		0	70	-55	125	°C
	Case temperature for 60 seconds	FK package	N/A	N/A		260	°C
	Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds	J, JG, or U package	N/A	N/A		300	°C
	Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	D, P, or PS package		260	N/A	N/A	°C
T _{stg}	Storage temperature range		-65	150	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, unless otherwise noted, are with respect to the midpoint between V_{CC+} and V_{CC-} .

(3) Differential voltages are at IN+ with respect to IN -.

(4) The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.

(5) The output may be shorted to ground or either power supply. For the μA741M only, the unlimited duration of the short circuit applies at (or below) 125°C case temperature or 75°C free-air temperature.

7.2 Recommended Operating Conditions

			MIN	MAX	UNIT
V _{CC+}	Supply voltage		5	15	V
V _{CC} -	Supply voltage		-5	-15	v
-	On existing free dir temperature	µA741C	0	70	°C
١A	Operating free-air temperature	μA741M	-55	125	

Table 1. Dissipation Ratings Table

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR	DERATE ABOVE T _A	TA = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	500 mW	5.8 mW/°C	64°C	464 mW	377 mW	N/A
FK	500 mW	11.0 mW/°C	105°C	500 mW	500 mW	275 mW
J	500 mW	11.0 mW/°C	105°C	500 mW	500 mW	275 mW
JG	500 mW	8.4 mW/°C	90°C	500 mW	500 mW	210 mW
Р	500 mW	N/A	N/A	500 mW	500 mW	N/A
PS	525 mW	4.2 mW/°C	25°C	336 mW	N/A	N/A
U	500 mW	5.4 mW/°C	57°C	432 mW	351 mW	135 mW



7.3 Electrical Characteristics µA741C, µA741M

at specified virtual junction temperature, $V_{CC\pm} = \pm 15 \text{ V}$ (unless otherwise noted)

	DADAMETED	TEST CONDITIONS	T (1)	μA741C			μA741M			
	PARAMETER	TEST CONDITIONS	T _A ⁽¹⁾	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		N 0	25°C		1	6		1	5	
V _{IO}	Input offset voltage	$V_0 = 0$	Full range			7.5		±15	6	mV
$\Delta V_{IO(adj)}$	Offset voltage adjust range	V _O = 0	25°C		±15			20	200	mV
1	Input offect ourrept	$\mathcal{V} = 0$	25°C		20	200			500	nA
I _{IO}	Input offset current	$V_0 = 0$	Full range			300			500	ΠA
	Input biog gurrent	N 0	25°C		80	500		80	500	nA
I _{IB}	Input bias current	V _O = 0	Full range			800			1500	ΠA
M			25°C	±12	±13		±12	±13		V
VICR	Common-mode input voltage range		Full range	±12			±12			V
	Maximum peak output voltage swing	$R_L = 10 \ k\Omega$	25°C	±12	±14		±12	±14		V
V		$R_L \ge 10 \ k\Omega$	Full range	±12			±12			
V _{OM}		$R_L = 2 k\Omega$	25°C	±10			±10	±13		
		$R_L \ge 2k\Omega$	Full range	±10			±10			
^	Large-signal differential voltage	$R_L \ge 2k\Omega$	25°C	20	200		50	200		V/mV
A _{VD}	amplification	$V_0 = \pm 10 V$	Full range	15			25			
r _i	Input resistance		25°C	0.3	2		0.3	2		MΩ
r _o	Output resistance	$V_0 = 0$, See ⁽²⁾	25°C		75			75		Ω
Ci	Input capacitance		25°C		1.4			1.4		pF
CMDD	Common mode rejection ratio	V _{IC} = V _{ICRmin}	25°C	70	90		70	90		٩D
CMRR	Common-mode rejection ratio		Full range	70			70			dB
L.	$\mathbf{S}_{\mathbf{x}} = \mathbf{S}_{\mathbf{x}} + $	\/O\/ to .15\/	25°C		30	150		30	150	μV/V
k _{SVS}	Supply voltage sensitivity ($\Delta V_{IO} / \Delta V_{CC}$)	$V_{CC} = \pm 9 V \text{ to } \pm 15 V$	Full range			150			150	μν/ν
l _{os}	Short-circuit output current		25°C		±25	±40		±25	±40	mA
	Supply current	V _O = 0, No load	25°C		1.7	2.8		1.7	2.8	m۸
I _{CC}	Supply current		Full range			3.3			3.3	mA
<u>п</u>	Total newer dissipation		25°C		50	85		50	85	
PD	Total power dissipation	$V_0 = 0$, No load	Full range			100			100	mW

(1) All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise specified. Full range for the μ A741C is 0°C to 70°C and the μ A741M is -55°C to 125°C.

(2) This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.

RUMENTS

EXAS

7.4 Electrical Characteristics µA741Y

at specified virtual junction temperature, V_{CC±} = ±15 V, T_A = 25°C (unless otherwise noted)⁽¹⁾

	DADAMETED	TEST CONDITIONS	1	μΑ741Υ			
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{IO}	Input offset voltage	V _O = 0		1	5	mV	
$\Delta V_{IO(adj)}$	Offset voltage adjust range	V _O = 0		±15		mV	
I _{IO}	Input offset current	V _O = 0		20	200	nA	
I _{IB}	Input bias current	V _O = 0		80	500	nA	
VICR	Common-mode input voltage range		±12	±13		V	
	Maximum peak output voltage swing	R _L = 10 kΩ	±12	±14		.,	
V _{OM}		$R_L = 2 k\Omega$	±10	±13		V	
A _{VD}	Large-signal differential voltage amplification	$R_L \ge 2k\Omega$	20	200		V/mV	
r _i	Input resistance		0.3	2		MΩ	
r _o	Output resistance	$V_0 = 0$, See ⁽¹⁾		75		Ω	
Ci	Input capacitance			1.4		pF	
CMRR	Common-mode rejection ratio	V _{IC} = V _{ICRmin}	70	90		dB	
k _{SVS}	Supply voltage sensitivity ($\Delta V_{IO} / \Delta V_{CC}$)	$V_{CC} = \pm 9 \text{ V to } \pm 15 \text{ V}$		30	150	μV/V	
I _{OS}	Short-circuit output current			±25	±40	mA	
I _{CC}	Supply current	V _O = 0, No load		1.7	2.8	mA	
P _D	Total power dissipation	V _O = 0, No load		50	85	mW	

(1) This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.

7.5 Switching Characteristics µA741C, µA741M

over operating free-air temperature range, $V_{CC\pm} = \pm 15$ V, $T_A = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	μA741C			μA741M			
PARAMETER		TEST CONDITIONS	MIN TYP		MAX	MIN	TYP	MAX	UNIT
t _r	Rise time	$V_1 = 20 \text{ mV}, R_L = 2 \text{ k}\Omega,$ $C_L = 100 \text{ pF}, \text{ See Figure 1}$		0.3			0.3		μs
	Overshoot factor			5%			5%		—
SR	Slew rate at unity gain			0.5			0.5		V/µs

7.6 Switching Characteristics µA741Y


over operating free-air temperature range, $V_{CC\pm} = \pm 15 \text{ V}$, $T_A = 25^{\circ}C$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	μΑ741Y			UNIT	
PARAMETER TEST CONDITIONS			MIN	TYP	MAX	UNIT
t _r	Rise time	$V_{I} = 20 \text{ mV}, R_{L} = 2 \text{ k}\Omega,$		0.3		μs
	Overshoot factor	= 100 pF, See Figure 1		5%		_
SR	Slew rate at unity gain			0.5		V/µs




7.7 Typical Characteristics

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




TEST CIRCUIT Figure 1. Rise Time, Overshoot, and Slew Rate





Typical Characteristics (continued)

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.





8 Detailed Description


8.1 Overview

The µA741 device is a general-purpose operational amplifier featuring offset-voltage null capability.

The high common-mode input voltage range and the absence of latch-up make the amplifier ideal for voltagefollower applications. The device is short-circuit protected and the internal frequency compensation ensures stability without external components. A low value potentiometer may be connected between the offset null inputs to null out the offset voltage as shown in Figure 11.

The μ A741C device is characterized for operation from 0°C to 70°C. The μ A741M device (obsolete) is characterized for operation over the full military temperature range of –55°C to 125°C.

8.2 Functional Block Diagram



Diode Capacitor

1



8.3 Feature Description

8.3.1 Offset-Voltage Null Capability

The input offset voltage of operational amplifiers (op amps) arises from unavoidable mismatches in the differential input stage of the op-amp circuit caused by mismatched transistor pairs, collector currents, current-gain betas (β), collector or emitter resistors, etc. The input offset pins allow the designer to adjust for these mismatches by external circuitry. See the *Application and Implementation* section for more details on design techniques.

8.3.2 Slew Rate


The slew rate is the rate at which an operational amplifier can change its output when there is a change on the input. The μ A741 has a 0.5-V/ μ s slew rate. Parameters that vary significantly with operating voltages or temperature are shown in the *Typical Characteristics* graphs.

8.4 Device Functional Modes

The µA741 is powered on when the supply is connected. It can be operated as a single supply operational amplifier or dual supply amplifier depending on the application.

8.5 µA741Y Chip Information

This chip, when properly assembled, displays characteristics similar to the μ A741C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.





9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The input offset voltage of operational amplifiers (op amps) arises from unavoidable mismatches in the differential input stage of the op-amp circuit caused by mismatched transistor pairs, collector currents, currentgain betas (β), collector or emitter resistors, etc. The input offset pins allow the designer to adjust for these mismatches by external circuitry. These input mismatches can be adjusted by putting resistors or a potentiometer between the inputs as shown in Figure 13. A potentiometer can be used to fine tune the circuit during testing or for applications which require precision offset control. More information about designing using the input-offset pins, see the application note *Nulling Input Offset Voltage of Operational Amplifiers*, SLOA045.




Figure 11. Input Offset Voltage Null Circuit

9.2 Typical Application

The voltage follower configuration of the operational amplifier is used for applications where a weak signal is used to drive a relatively high current load. This circuit is also called a buffer amplifier or unity gain amplifier. The inputs of an operational amplifier have a very high resistance which puts a negligible current load on the voltage source. The output resistance of the operational amplifier is almost negligible, so it can provide as much current as necessary to the output load.




Figure 12. Voltage Follower Schematic

9.2.1 Design Requirements

- Output range of 2 V to 11.5 V
- Input range of 2 V to 11.5 V

TEXAS INSTRUMENTS

www.ti.com

Typical Application (continued)

Resistive feedback to negative input

9.2.2 Detailed Design Procedure


9.2.2.1 Output Voltage Swing

The output voltage of an operational amplifier is limited by its internal circuitry to some level below the supply rails. For this amplifier, the output voltage swing is within ± 12 V, which accommodates the input and output voltage requirements.

9.2.2.2 Supply and Input Voltage

For correct operation of the amplifier, neither input must be higher than the recommended positive supply rail voltage or lower than the recommended negative supply rail voltage. The chosen amplifier must be able to operate at the supply voltage that accommodates the inputs. Because the input for this application goes up to 11.5 V, the supply voltage must be 12 V. Using a negative voltage on the lower rail rather than ground allows the amplifier to maintain linearity for inputs below 2 V.

9.2.3 Application Curves for Output Characteristics





10 Power Supply Recommendations

The μ A741 is specified for operation from ±5 to ±15 V; many specifications apply from 0°C to 70°C. The *Typical Characteristics* section presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

CAUTION

Supply voltages larger than ±18 V can permanently damage the device (see the *Absolute Maximum Ratings*).

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies. For more detailed information on bypass capacitor placement, refer to the *Layout Guidelines*.

11 Layout

11.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current. For more detailed information, refer to *Circuit Board Layout Techniques*, SLOA089.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting input minimizes parasitic capacitance, as shown in *Layout Example*.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

11.2 Layout Example




Figure 16. Operational Amplifier Schematic for Noninverting Configuration

TEXAS INSTRUMENTS

www.ti.com

Layout Example (continued)




Figure 17. Operational Amplifier Board Layout for Noninverting Configuration