Examiner : Dr. Mustafa M. Shiple
Subject: Advanced Microprocessor /(EEC 209)
Score: 10 Marks

Term: Feb - May 2016/2017
Exam Time:30 min

## ANSWER THE FOLLOWING QUESTIONS:

1. Briefly discuss the clock skew?
[3 marks ] $\left[A_{q}, A_{u}, B_{k}\right]$

Solution: Q1. Clock skew is a phenomenon in synchronous circuits in which the clock signal arrives at different components at different times. Due to:

- Wire-interconnect length
- Temperature variations
- Capacitive coupling
- Material imperfections and differences in input capacitance on the clock inputs


2. Evaluate next equation $Y=A B C+B(\bar{C}+\bar{A})$ against glitches.

## Solution:

| buges | A,C |  |
| ---: | :---: | :---: |
| ABC | at input A | Hazard |
| A00 | 0 | No |
| A01 | 0 | No |
| A10 | 1 | No |
| A11 | $A+\bar{A}$ | Static 1 |
| at input C |  |  |
| 00 C | 0 | No |
| 01 C | 1 | No |
| 10 C | 0 | No |
| 11 C | $C+\bar{C}$ | Static 1 |

[Total Marks is 10]

The hazards are shown in the next figure
3. Redesign the previous equation to avoid glitches if existed.
[4 marks ] $\left[C_{o}, A_{m}\right]$

## Solution: (A)

| $C \backslash \backslash A B$ | 00 | 01 | 11 | 10 |
| :---: | ---: | ---: | ---: | ---: |
| 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| $C \backslash A B$ | 00 | 01 | 11 | 10 |
| 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| $C \backslash A B$ | 00 | 01 | 11 | 10 |
| 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | 0 |

to avoid glitches $Y=B$

