




**ANSWER THE FOLLOWING QUESTIONS:**

1. Consider the next Figure.

[5 marks ] [B<sub>a</sub>, A<sub>d</sub>, A<sub>q</sub>]



- (a) Write a VHDL code that realizes the previous circuit.

**Solution:**


```
1  entity qq209 is
2      Port ( din : in STD_LOGIC;
3              clk : in STD_LOGIC;
4              f : out STD_LOGIC;
5              dout : out STD_LOGIC);
6  end qq209;
7
8  architecture Behavioral of qq209 is
9  signal Q1,Q2,Q3,Q,QQ,QQQ : std_logic;
10 begin
11
12     DFF1: process (clk , din)
13     Begin
14         if rising_edge(clk)then
15             Q1 <= din;
16         end if;
17     end process;
18
19     DFF2: process (clk , din)
20     Begin
21         if rising_edge(clk)then
22             Q2 <= Q1;
23         end if;
24     end process;
25
26     DFF3: process (clk , din)
```

[Total Marks is 10]

```

27   Begin
28     if rising_edge(clk)then
29       Q3 <= Q2;
30     end if;
31   end process;
32
33 DFF4: process (clk , din)
34 Begin
35   if rising_edge(clk)then
36     dout<= Q3;
37   end if;
38 end process;
39
40 Q<=(Q2 nand Q3);
41 QQ<=(Q2 nor Q);
42 QQQ<=not(Q1 nor Q2);
43 F<= (QQQ)nor QQ;
44 end Behavioral;

```



2. Consider the next VHDL code: [5 marks ] [ $C_o, A_m$ ]

- (a) Synthesize the next code, and Draw the circuit.
- (b) Compile the next code, and complete the missing data.

```

1
2
3 architecture ..... of QQ209 is
4
5 begin
6 Process1: process (sel, , )

```


```

7 begin
8   if sel = '1' then
9     Y<='0';
10  elsif rising_edge(trig) then
11    Y <= A;
12  end if;
13 end process;
14
15 Process2: process (sel, B)
16 begin
17  if sel = '1' then
18    Y <= B;
19  end if;
20 end process
21
22 end Behavioral;

```

### Solution:

- Process 1 : symptoms and tokens describe DFF :
  - "Asynchronous reset" is named "sel".
  - The "clock" is named "trig" and activating by rising edge.
  - input = A
  - output = Y
- Process 2 : symptoms and tokens describe latch :
  - incomplete "if" statement .
  - The "latch" is named "sel" and activating by high level.
  - input = B
  - output = Y
- The output of two processes is identical (multiple driver). Consequently, it must one of them be changed.



```
10  Process1: process (trig , sel , A)
11  Begin
12      if sel='1' then
13          Y<='0';
14      elsif rising_edge(trig)then
15          Y<=A;
16      end if;
17  end process;
18
19  process2: process (sel , B)
20  Begin
21      if sel='1' then
22          Y1<=B;
23      end if;
24  end process;
25
26 end Behavioral;
```