

The 8085 Pinout and Timing Analysis

Dr. M. Shiple


Microprocessor Architecture, 2019

بِسْمِ اللَّهِ الرَّحْمَنِ الرَّحِيمِ

فِي الْحَقِّ وَالْبَاطِنِ

Introduction to Microprocessors

8085 Pinout



Power Supply and clock frequency

- V_{CC} , V_{SS} : +5 and GND signals
- X_1 , X_2 : Crystal inputs. internally the frequency is divide by **two**. therefore to run microprocessor on 3MHz , A 6MHz crystal should be connected.
- CLK: output signal to drive another devices.


Control Signals

- **ALE**: The address latch enable output is used to demultiplex the address/data bus.
- **\overline{RD}** : This signal indicates that the selected IO or memory device is to be read and is ready for accepting data available on the data bus.
- **\overline{WR}** : This signal indicates that the data on the data bus is to be written into a selected memory or IO location.
- **IO/\overline{M}** : This signal is used to differentiate between IO and Memory operations, i.e. when it is high indicates IO operation and when it is low then it indicates memory operation.
- **S1, and S0 Status inputs**: These signals are used to identify the type of current operation.


Control Signals (S_0 and S_1)

IO/\bar{M}	S1	S0	Status
Z	0	0	Halt
Z	x	x	Hold
Z	x	x	Reset
0	0	1	Memory write
0	1	0	Memory read
0	1	1	Opcode fetch
1	0	1	I/O Write
1	1	0	I/O Read
1	1	1	Interrupt acknowledgment

D-Latch 74ls373



D_n	LE	\overline{OE}	O_n
H	H	L	H
L	H	L	L
X	L	L	Q_0
X	X	H	Z^*




OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS


74 series families

- The 74LS (Low-power Schottky) family uses TTL (Transistor Transistor Logic) circuitry which is fast but requires more power.
- The 74HC family has High-speed CMOS circuitry, combining the speed of TTL with low power consumption of the 4000 series. Note that 74HC inputs cannot be reliably driven by 74LS outputs because the voltage ranges used for logic 0 are not quite compatible.
- The 74HCT family is a special version of 74HC with 74LS TTL-compatible inputs so 74HCT can be safely mixed with 74LS in the same system. The minor disadvantage of 74HCT is a lower immunity to noise.
- For most new projects the 74HC family is the best choice.

Bus Demultiplexing



RD/WR Control circuit



Example: Opcode Fetching

Fetch opcode:

{MOV C, A }

HEX:4Fh,


Mem add.: 2005h

fetch machine cycle
called: M1


#T states= 4 states

fetching: T1,T2,T3

Decoding:T4



Timing of 8085



Timing of 8085

Machine Cycle


The time required by the microprocessor to complete an operation of accessing memory or input/output devices (consists of three to six \overline{T} -states)

- **Fetch Cycle:** needs machine cycle.
- **Execution cycle :** needs machine cycle.

Timing of 8085

T-state

One time period of frequency of microprocessor. A t-state is measured from the falling edge of one clock pulse to the falling edge of the next clock pulse.




8085 Machine Cycle:

- 1 Opcode fetch machine cycle (4T)
- 2 Memory read machine cycle (3 T)
- 3 Memory write machine cycle (3 T)
- 4 I/O read machine cycle (3 T)
- 5 I/O write machine cycle (3 T)
- 6 Interrupt acknowledge machine cycle (3 T)
- 7 Bus idle machine cycle (6 T)


Ex:2 bytes

0925 2E A6 MVI L,A6h



Ex:2 bytes (Opcode Fetch Machine Cycle)

OPFMC: $\overline{IO/\overline{M}} = 0$, $S_1 = 1$, $S_0 = 1$

T_1 : $AD_0-AD_7 \leftarrow PC_0-PC_7$; $A_8-A_{15} \leftarrow PC_8-PC_{15}$; ALE 

T_2 : $PC = PC + 1$; $\overline{RD} = 0$; $BDB \leftarrow M(AB)$

T_3 : $\overline{RD} = 1$; $IR \leftarrow BDB$

T_4 : MVI r, data F/F is set

OPFMC:

During T_1 state the address from the PC (Program Counter) is transferred to the address bus and ALE signal is made active.

During T_2 state, the PC is incremented by one and \overline{RD} signal is made low. The contents of memory whose address is available on the address bus are loaded into the bi-directional data bus.


During T_3 state, the \overline{RD} signal is made high. During this process, the contents of the BDB are read into the internal bus and thus into the instruction register.

During T_4 state, the microprocessor makes the MVI r, data F/F set indicate so it requires another machine cycle i.e., MRDMC to complete the instruction cycle.

PC: Program Counter IR: instruction Register BDB: Bidirectional Data Bus
 AB: Address Bus

Ex:2 bytes (Memory Read Machine Cycle)

MRDMC: $\text{IO}/\overline{\text{M}} = 0, S_1 = 1, S_0 = 0$

T_1 : $\text{AD}_0\text{-AD}_7 \leftarrow \text{PCL}; \text{A}_8\text{-A}_{15} \leftarrow \text{PCH}; \text{ALE}$ 

T_2 : $\overline{\text{PC}} \leftarrow \text{PC}+1; \overline{\text{RD}} = 0; \text{BDB} \leftarrow \text{M}(\text{PC})$

T_3 : $\overline{\text{RD}} = 1; \text{r} \leftarrow (\text{BDB})$

MRDMC:

During T_1 state of this machine cycle, the content of PC register is loaded on to the address bus. ALE signal is made active.

During T_2 state, the $\overline{\text{RD}}$ signal is made low and the data from the memory pointed by the address on the address bus is loaded into the BDB. The PC is incremented as the contents of PC are sent to get the next byte of the instruction.

During T_3 state, the $\overline{\text{RD}}$ signal is made high and the data from the BDB is transferred into the register mentioned in the instruction.

Ex: MVI M,85h

OPFMC: $\text{IO}/\overline{\text{M}} = 0, S_1 = 1, S_0 = 1$

T₁: $A_{15}\text{--}A_8 \leftarrow (\text{PCH}); AD_7\text{--}AD_0 \leftarrow (\text{PCL}); \text{ALE} \begin{array}{c} \text{---} \\ \text{---} \\ \text{---} \\ \text{---} \end{array}$

T₂: $\text{PC} \leftarrow \text{PC} + 1; \overline{\text{RD}} = 0; \text{BDB} \leftarrow \text{M} (\text{AB})$

T₃: $\overline{\text{RD}} = 1; \text{IR} \leftarrow \text{BDB}$

T₄: MVI M F/F is set to 1

MRDMC: $\text{IO}/\overline{\text{M}} = 0, S_1 = 1, S_0 = 0$

T₁: $AD_0\text{--}AD_7 \leftarrow \text{PCL}; A_8\text{--}A_{15} \leftarrow \text{PCH}; \text{ALE} \begin{array}{c} \text{---} \\ \text{---} \\ \text{---} \\ \text{---} \end{array}$

T₂: $\text{PC} \leftarrow \text{PC} + 1; \overline{\text{RD}} = 0; \text{BDB} \leftarrow \text{M} (\text{AB})$

T₃: $\overline{\text{RD}} = 1; \text{Z} \leftarrow (\text{BDB})$


MWRMC: $\text{IO}/\overline{\text{M}} = 0, S_1 = 0, S_0 = 1$

T₁: $A_{15}\text{--}A_8 \leftarrow (\text{H}); AD_7\text{--}AD_0 \leftarrow (\text{L}); \text{ALE} \begin{array}{c} \text{---} \\ \text{---} \\ \text{---} \\ \text{---} \end{array}$


T₂: $\overline{\text{WR}} = 0; (AD_7\text{--}AD_0) \leftarrow \text{Z};$

T₃: $\overline{\text{WR}} = 1; \text{M} (\text{AB}) \leftarrow (\text{BDB})$


Ex: MVI M,85h




Ex: MVI M,85h



Note: address bus during the machine cycles



Note: address bus during the machine cycles



Exercise 1:

Draw the timing diagram of next instruction

INR M ;M=M+1

Memory map:

Address	Mnemonics	Code
4105	INR M	34h
4250		12h

Register map:

Register	Value
A	34h
H	42h
L	50h

Exercise 1:

Draw the timing diagram of next instruction

INR M ;M=M+1

Memory map:

Address	Mnemonics	Code
4105	INR M	34h
4250		12h


Register map:

Register	Value
A	34h
H	42h
L	50h

- 1 Fetching the Opcode 34H from the memory 4105H. (OPFMC cycle).
- 2 Let the memory address (M) be 4250H. (MRDMC cycle).
- 3 Increment the memory content from 12H to 13H. (MWRMC machine cycle).

Exercise 1:

Timing Diagram for INR M



Exercise 2:

Draw the timing diagram of next instruction


STA 526Ah ;[a]=A

Memory map:

Address	Mnemonics	Code
41FF	STA 526Ah	32h
4200		6Ah
4201		52h

Exercise 2:

Timing diagram for STA 526AH



Five machine cycles

Micro RTL: SHLD ADDR

OPFMC: $IO/\overline{M} = 0$, $S_1 = 1$, $S_0 = 1$

T_1 : $A_{15}-A_8 \leftarrow (PCH)$; $AD_7-AD_0 \leftarrow (PCL)$; $ALE \downarrow$

T_2 : $PC \leftarrow PC + 1$; $\overline{RD} = 0$; $BDB \leftarrow M(AB)$

T_3 : $\overline{RD} = 1$; $IR \leftarrow BDB$

T_4 : SHLD ADDR FF = 1

MRDMC: $IO/\overline{M} = 0$, $S_1 = 1$, $S_0 = 0$

T_1 : $AD_0-AD_7 \leftarrow PCL$; $A_8-A_{15} \leftarrow PCH$; $ALE \downarrow$

T_2 : $PC \leftarrow PC + 1$; $\overline{RD} = 0$; $BDB \leftarrow M(AB)$

T_3 : $\overline{RD} = 1$; $Z \leftarrow (BDB)$

MRDMC: $IO/\overline{M} = 0$, $S_1 = 1$, $S_0 = 0$

T_1 : $AD_0-AD_7 \leftarrow PCL$; $A_8-A_{15} \leftarrow PCH$; $ALE \downarrow$

T_2 : $PC \leftarrow PC + 1$; $\overline{RD} = 0$; $BDB \leftarrow M(AB)$

T_3 : $\overline{RD} = 1$; $W \leftarrow (BDB)$

MWRMC: $IO/\overline{M} = 0$, $S_1 = 0$, $S_0 = 1$

T_1 : $AD_0-AD_7 \leftarrow Z$; $A_8-A_{15} \leftarrow W$; $ALE \downarrow$

T_2 : $\overline{WR} = 0$; $BDB \leftarrow (L)$

T_3 : $\overline{WR} = 1$; $M(AB) \leftarrow BDB$

MWRMC: $IO/\overline{M} = 0$, $S_1 = 0$, $S_0 = 1$

T_1 : $AD_0-AD_7 \leftarrow Z + 1$; $A_8-A_{15} \leftarrow W$; $ALE \downarrow$

T_2 : $\overline{WR} = 0$; $BDB \leftarrow (H)$