The 8085 Pinout and Timing Analysis

Dr. M. Shiple

Microprocessor Architecture, 2019

http://Drshiple-courses.weebly.com/



Introduction to Microprocessors

8085 Pinout



Power Supply and clock frequency

- V_{CC}, V_{SS}: +5 and GND signals
- X₁, X₂: Crystal inputs. internally the frequency is divide by **two**. therefore to run microprocessor on 3MHz , A 6MHz crystal should be connected.
- CLK: output signal to drive another devices.

Control Signals

- ALE: The address latch enable output is used to demultiplex the address/data bus.
- **RD** : This signal indicates that the selected IO or memory device is to be read and is ready for accepting data available on the data bus.
- WR : This signal indicates that the data on the data bus is to be written into a selected memory or IO location.
- IO/M : This signal is used to differentiate between IO and Memory operations, i.e. when it is high indicates IO operation and when it is low then it indicates memory operation.
- **S1, and S0 Status inputs:** These signals are used to identify the type of current operation.

Control Signals (S_0 **and** S_1 **)**

IO/M	S1	S 0	Status
Z	0	0	Halt
Z	Х	Х	Hold
Z	Х	Х	Reset
0	0	1	Memory write
0	1	0	Memory read
0	1	1	Opcode fetch
1	0	1	I/O Write
1	1	0	I/O Read
1	1	1	Interrupt acknowledgment

D-Latch 74Is373



OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS

74 series families

- The 74LS (Low-power Schottky) family uses TTL (Transistor Transistor Logic) circuitry which is fast but requires more power.
- The 74HC family has High-speed CMOS circuitry, combining the speed of TTL with low power consumption of the 4000 series. Note that 74HC inputs cannot be reliably driven by 74LS outputs because the voltage ranges used for logic 0 are not quite compatible.
- The 74HCT family is a special version of 74HC with 74LS TTL-compatible inputs so 74HCT can be safely mixed with 74LS in the same system. The minor disadvantage of 74HCT is a lower immunity to noise.
- For most new projects the 74HC family is the best choice.

Bus Demultiplexing



http://Drshiple-courses.weebly.com/

RD/WR Control circuit



Example: Opcode Fetching

Fetch opcode: {MOV C, A } HEX:4Fh, Mem add.: 2005h fetch machine cycle called: M1 #T states= 4 states fetching: T1,T2,T3 Decoding:T4



Timing of 8085



http://Drshiple-courses.weebly.com/

Timing of 8085

Machine Cycle

The time required by the microprocessor to complete an operation of accessing memory or input/output devices (consistes of three to six T-states)

- Fetch Cycle: needs machine cycle.
- Execution cycle : needs machine cycle.

Timing of 8085

T-state

One time period of frequency of microprocessor. A t-state is measured from the falling edge of one clock pulse to the falling edge of the next clock pulse.



8085 Machine Cycle:

- Opcode fetch machine cycle (4T)
- Memory read machine cycle (3 T)
- Memory write machine cycle (3 T)
- I/O read machine cycle (3 T)
- I/O write machine cycle (3 T)
- Interrupt acknowledge machine cycle (3 T)
- Ø Bus idle machine cycle (6 T)

Ex:2 bytes



Ex:2 bytes (Opcode Fetch Machine Cycle)

OPFMC: $IO/\overline{M} = 0$, $S_1 = 1$, $S_0 = 1$ $T_1: AD_0-AD_7 \leftarrow PC_0-PC_7$; $A_8-A_{15} \leftarrow PC_8-PC_{15}$; ALE $\Box \subset T_2: PC = PC + 1$; $\overline{RD} = 0$; BDB $\leftarrow M$ (AB) $T_3: \overline{RD} = 1$; $IR \leftarrow BDB$ $T_4: MVI r$, data F/F is set

OPFMC:

During T_1 state the address from the PC (Program Counter) is transferred to the address bus and ALE signal is made active.

During T_2 state, the PC is incremented by one and \overline{RD} signal is made low. The contents of memory whose address is available on the address bus are loaded into the bi-directional data bus.

During T_3 state, the \overline{RD} signal is made high. During this process, the contents of the BDB are read into the internal bus and thus into the instruction register.

During T_4 state, the microprocessor makes the MVI r, data F/F set indicate so it requires another machine cycle i.e., MRDMC to complete the instruction cycle.

PC: Program Counter IR: instruction Register BDB: Bidirectional Data Bus AB: Address Bus

EEC 201

Ex:2 bytes (Memory Read Machine Cycle)

```
MRDMC: IO/\overline{M} = 0, S_1 = 1, S_0 = 0

T_1: AD_0-AD_7 \leftarrow PCL; A_8-A_{15} \leftarrow PCH; ALE

T_2: PC \leftarrow PC+1; \overline{RD} = 0; BDB \leftarrow M (PC)

T_3: \overline{RD} = 1; r \leftarrow (BDB)
```

MRDMC:

During T_1 state of this machine cycle, the content of PC register is loaded on to the address bus. ALE signal is made active.

During T_2 state, the RD signal is made low and the data from the memory pointed by the address on the address bus is loaded into the BDB. The PC is incremented as the contents of PC are sent to get the next byte of the instruction.

During T_3 state, the RD signal is made high and the data from the BDB is transferred into the register mentioned in the instruction.

Ex: MVI M,85h

OPFMC: IO/ \overline{M} = 0, S₁ = 1, S₀ = 1 $T_1: A_{15} - A_8 \leftarrow (PCH); AD_7 - AD_0 \leftarrow (PCL); ALE$ T_2 : PC \leftarrow PC + 1; $\overline{RD} = 0$; BDB \leftarrow M (AB) T₃: $\overline{RD} = 1$; $IR \leftarrow BDB$ T₄: MVI M F/F is set to 1 **MRDMC:** IO/ $\overline{M} = 0$, $S_1 = 1$, $S_0 = 0$ T₁: AD₀–AD₇ \leftarrow PCL; A₈–A₁₅ \leftarrow PCH; ALE \square T₂: PC \leftarrow PC + 1; $\overline{\text{RD}}$ = 0; BDB \leftarrow M (AB) T₃: $\overline{\text{RD}} = 1$; Z \leftarrow (BDB) **MWRMC:** IO/ $\overline{M} = 0$ S₁ = 0, S₀ = 1 $T_1: A_{15} \rightarrow A_8 \leftarrow (H): AD_7 \rightarrow AD_0 \leftarrow (L): ALE$ T₂: WR = 0; (AD₇-AD₀) \leftarrow Z; $T_3: \overline{WR} = 1: M (AB) \leftarrow (BDB)$

Ex: MVI M,85h



Ex: MVI M,85h



EEC 201

http://Drshiple-courses.weebly.com/

Introduction to Microprocessors

Note: address bus during the machine cycles



Introduction to Microprocessors

Note: address bus during the machine cycles



Excercise 1:

Draw the timing diagram of next instruction

INR M

;M=M+1

	Address	Mnemonics	Code
Memory map:	4105	INR M	34h
	4250		12h

	Register	Value	
Register man:	А	34h	
register map.	Н	42h	
	L	50h	

Excercise 1:

Draw the timing diagram of next instruction					
INR M	;M=M+1				
	Address	Mnemonics		Code	
Memory map:	4105	INR M		34h	
	4250			12h	
	Register	Value]		
Register man:	A	34h			
riegister map.	Н	42h]		
	L	50h]		

- Fetching the Opcode 34H from the memory 4105H. (OPFMC cycle).
- 2 Let the memory address (M) be 4250H. (MRDMC cycle).
- Increment the memory content from 12H to 13H. (MWRMC machine cycle).
 EEC 201
 http://Drshiple-courses.weebly.com/

Excercise 1:

Timing Diagram for INR M



27

Excercise 2:

Draw the timing diagram of next instruction

STA 526Ah ;[a]=A

	Address	Mnemonics	Code
Memory man.	41FF	STA 526Ah	32h
memory map.	4200		6Ah
	4201		52h

Excercise 2:



29

Five machine cycles

Micro RTL: SHLD ADDR **OPFMC:** IO/ \overline{M} = 0, S₁ = 1, S₀ = 1 $T_1: A_{15} - A_8 \leftarrow (PCH); AD_7 - AD_0 \leftarrow (PCL); ALE$ T_2 : PC \leftarrow PC + 1; $\overline{RD} = 0$; BDB \leftarrow M (AB) T_2 : $\overline{RD} = 1$: $IR \leftarrow BDB$ T_4 : SHLD ADDR FF = 1 **MRDMC:** IO/ $\overline{M} = 0$, $S_1 = 1$, $S_0 = 0$ $T_1: AD_0 - AD_7 \leftarrow PCL; A_8 - A_{15} \leftarrow PCH; ALE$ T_2 : PC \leftarrow PC + 1; $\overline{RD} = 0$; BDB \leftarrow M (AB) T_3 : $\overline{RD} = 1$: $Z \leftarrow (BDB)$ **MRDMC:** IO/ $\overline{M} = 0$, $S_1 = 1$, $S_0 = 0$ $T_1: AD_0 - AD_7 \leftarrow PCL; A_8 - A_{15} \leftarrow PCH; ALE$ $T_2: PC \leftarrow PC + 1; \overline{RD} = 0; BDB \leftarrow M (AB)$ T₂: $\overline{\text{RD}} = 1$: W \leftarrow (BDB) **MWRMC:** IO/ $\overline{M} = 0$, $S_1 = 0$, $S_0 = 1$ T₁: AD₀-AD₇ \leftarrow Z: A₈-A₁₆ \leftarrow W: ALE T_2 : $\overline{WR} = 0$; BDB \leftarrow (L) T₃: $\overline{WR} = 1$; M (AB) \leftarrow BDB **MWRMC:** IO/ $\overline{M} = 0$, $S_1 = 0$, $S_0 = 1$ $T_1: AD_0 - AD_7 \leftarrow Z + 1; A_8 - A_{15} \leftarrow W; ALE$ T2: WRhttp: BDB shifte-courses.weebly.com/

EEC 201