

Examiner : Dr. Mustafa M. Shiple

Subject: Selected Topics in Electronics /(ECE 569)

Score: 5 Marks


Exam Time:20 min

## ANSWER THE FOLLOWING QUESTIONS:

1. Briefly discuss pros and cons of simple PAL

## Solution:

- Any combination of ANDs/ORs
- High Input-to-output delay (or propagation delay)
- Wafer geometries of  $10\mu m$  technology



- 2. Consider the next VHDL code:
  - (a) Check and correct syntax errors.
  - (b) Synthesize the next code, and Draw the circuit.

[Total Marks is 5]

Term: Spring 2018

Signature of Examiner:

Good Luck Head of Dept.:

page 1 of 3


```
count1(6) \le not count1(5);
13
     count1(5) \le not count1(3);
14
     count1(4) \le not IN1;
15
     count1(3) \le in3 \text{ or AND};
     count1(2) \le in3 and in2;
     count1(1) \le count1(2);
18
     count1(1) \leq count1(0);
19
     Data <= count1;
20
    END Freq;
21
22
```

```
Solution:
                                WHDL Use Clause error at Vhdl1.vhd(2): design library "ieee" does not contain primary unit "std_logic_6411"
    LIBRARY ieee:
      USE ieee.std logic 6411.all;
                                          VHDL syntax error at Vhdl1.vhd(5) near text ";"; expecting ":", or ","
              freq IS _____VHDL syntax error at Vhdll.vhd(5) near text "AND"; expecting an identifier PORT ( IN1; IN2; IN3; AND : IN STD LOGIC; VHDL error at Vhdll.vhd(5): object "LOGIC" is used but not declared
     ENTITY freq IS
              Data: out STD LOGIC Vector(7 downto 0));

eq;

VHDL syntax error at Vhd11.vhd(6) near text "Vector"; expecting ";", or ")"
    END freq;
     ARCHITECTURE example OF freq IS
     SIGNAL count1 : STD LOGIC Vector (7 downto 0);
    BEGIN
                           VHDL syntax error at Vhdl1.vhd(10) near text "Vector"; expecting ";", or ":=", or "bus", or "register"
11
     count1(7) <= not count1(6);</pre>
12
      count1(6) <= not count1(5);
count1(5) <= not count1(3);
count1(4) <= not IN1;</pre>
14
15
      count1(3)<= in3 or AND;
      count1(2) <= in3 and in2;
count1(1) <= count1(2);
count1(1) <= count1(0);</pre>
18
                                       Can't resolve multiple constant drivers for net "count1[1]" at Vhdl1.vhd(19)
      Data <= count1;
    END Freq;
           VHDL syntax error at Vhdll.vhd(21): name used in construct must match previously specified name "example"
```

3. Write a VHDL entity code that realizes the shown circuit.



```
ENTITY vhdl1 IS

PORT (a,b,c : IN STDLOGIC;
y : out STD_logic);
END vhdl1;

ARCHITECTURE example OF vhdl1 IS
SIGNAL and_out, or_out : STD_logic;
BEGIN
and_out<= a and b;
or_out<= and_out or not c;
y<= not or_out;

END example;
```