


ANSWER THE FOLLOWING QUESTIONS:

1. Briefly discuss pros and cons of single PAL

Solution:

- t_{PD} being better
- Less complex software
- Output plan is fixed
- Medium logic density available to user



2. Consider the next VHDL code:
 - (a) Check and correct syntax errors.
 - (b) Synthesize the next code, and Draw the circuit.

```

1 LIBRARY ieee;
2 USE ieee.std_logic_6411.all;
3
4 ENTITY freq IS
5 PORT ( IN 1, IN 2, IN 3 : IN STD LOGIC;
6 Data : out STD LOGIC Vector(7 down 0));
7 END freq;
8
9 ARCHITECTURE freq OF example IS
10 SIGNAL count1 : STD LOGIC Vector(0 to 7);
11 BEGIN

```

[Total Marks is 5]

```

12 count1(7)<= not count1(6);
13 count1(6)<= not count1(5);
14 count1(5)<= not count1(3);
15 count1(4)<= not IN 1;
16 count1(3)<= in 3 or in 1;
17 count1(2)<= in 3 and in 2;
18 count1(1)<=count1(2);
19 count1(1)<=count1(0);
20 Data <= count1;
21 END example;
22

```


Solution:

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  -----
4  ENTITY vhd11 IS          VHDL syntax error at Vhd11.vhd(5) near text "IN"; expecting an identifier ("in" is a reserved keyword)
5      PORT ( IN 1, IN 2, IN 3 : IN STD LOGIC;          VHDL error at Vhd11.vhd(5): object "LOGIC" is used but not declared
6      Data : out STD LOGIC Vector(7 down 0));
7  END vhd11;          VHDL syntax error at Vhd11.vhd(6) near text "0"; expecting ")", or ",",
8  -----          VHDL syntax error at Vhd11.vhd(6) near text "Vector"; expecting ";", or ")"
9  ARCHITECTURE vhd11 OF example IS
10 SIGNAL count1 : STD LOGIC Vector(0 to 7);
11 BEGIN
12 count1(7)<= not count1(6);
13 count1(6)<= not count1(5);
14 count1(5)<= not count1(3);
15 count1(4)<= not IN 1;
16 count1(3)<= in 3 or in 1;
17 count1(2)<= in 3 and in 2;
18 count1(1)<=count1(2);
19 count1(1)<=count1(0);  Can't resolve multiple constant drivers for net "count1[1]" at Vhd11.vhd(19)
20 Data <= count1;
21 END example;
-----
VHDL syntax error at Vhd11.vhd(21): name used in construct must match previously specified name "vhd11"

```

3. Write a VHDL entity code that realizes the shown circuit.



Solution:

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;

```

3
4
5
6
7
8
9
10
11
12
13
14
15
16
17

```
-----  
ENTITY vhd11 IS  
PORT ( a,b,c : IN STD_LOGIC;  
y : out STD_logic);  
END vhd11;  
-----  
ARCHITECTURE example OF vhd11 IS  
SIGNAL nand_out ,and_out : STD_logic;  
BEGIN  
nand_out<= a nand b;  
and_out<= nand_out and not c;  
y<= not and_out;  
  
END example;  
-----
```