


ANSWER THE FOLLOWING QUESTIONS:

1. Briefly discuss pros and cons of CPLD.

Solution:

- t_{PD} being better
- Less complex software
- PLD blocks (macrocells).
- Central global interconnect.
- IO Blocks.



2. Consider the next VHDL code:
(a) Synthesize the next code, and Draw the circuit.

```

1 LIBRARY ieee ;
2 USE ieee.std-logic-6411.all ;
3
4 ENTITY freq IS
5 PORT ( IN-1, IN-2, IN-3 ; IN STD-LOGIC;
6 Data ; out STD-LOGIC-Vector(7 down to 0));
7 END freq;
8
9 ARCHITECTURE freq OF example IS
10 SIGNAL count1 : STD-LOGIC-Vector(0 to 7);
11
12
13 count1(7)<= not count1(6);

```

[Total Marks is 5]

```

14 count1(6)<= not count1(5);
15 count1(5)<= not count1(3);
16 count1(4)<= not IN-1;
17 count1(3)<= in-3 or in-1;
18 count1(2)<= in-3 and in-2;
19 count1(1)<=count1(2);
20 count1(1)<=count1(0);
21 Data <= count1;
22 END example;
23

```


Solution:

```

3 -----
4 ENTITY vhd11 IS      VHDL syntax error at Vhd11.vhd(5) near text "IN"; expecting an identifier ("in" is a reserved keyword)
                       VHDL syntax error at Vhd11.vhd(5) near text ";"; expecting ":", or ",",
5     PORT ( IN-1, IN-2, IN-3 ; IN STD-LOGIC;
6 Data ; out STD-LOGIC-Vector(7 down to 0));
7 END vhd11;          VHDL error at Vhd11.vhd(6): object "down" is used but not declared
8 -----
9 ARCHITECTURE example OF vhd11 IS
10 SIGNAL count1 : STD-LOGIC-Vector(0 to 7);
11                 VHDL syntax error at Vhd11.vhd(10) near text "-"; expecting ";", or ":", or "=", or "bus", or "register"
12 VHDL syntax error at Vhd11.vhd(13) near text "count1"; expecting "begin", or a declaration statement
13 count1(7)<= not count1(6);
14 count1(6)<= not count1(5);
15 count1(5)<= not count1(3);
16 count1(4)<= not IN-1;
17 count1(3)<= in-3 or in-1;
18 count1(2)<= in-3 and in-2;
19 count1(1)<=count1(2);      Can't resolve multiple constant drivers for net "count1[1]" at Vhd11.vhd(19)
20 count1(1)<=count1(0);
21 Data <= count1;
22 END example;

```

3. Write a VHDL entity code that realizes the shown circuit.



Solution:

```

1 LIBRARY ieee;
2 USE ieee.std_logic_1164.all;
3
4 ENTITY vhd11 IS
5 PORT ( a,b,c : IN STD_LOGIC;

```

```
6      y : out STD_logic);
7      END vhd11;
8
9      ARCHITECTURE example OF vhd11 IS
10     SIGNAL nand_out ,and_out : STD_logic;
11     BEGIN
12     nand_out<= a nand b;
13     and_out<= nand_out and not c;
14     y<= not and_out;
15
16     END example;
17
```