

Examiner : Dr. Mustafa M. Shiple


Subject: Selected Topics in Electronics /(ECE 569)

Score: 5 Marks

Exam Time:20 min

ANSWER THE FOLLOWING QUESTIONS:

1. Briefly discuss pros and cons of CPLD.



- 2. Consider the next VHDL code:
 - (a) Synthesize the next code, and Draw the circuit.

```
LIBRARY ieee;
USE ieee.std-logic-6411.all;

ENTITY freq IS

PORT ( IN-1, IN-2, IN-3 ; IN STD-LOGIC;
Data ; out STD-LOGIC-Vector(7 down to 0));

END freq;

ARCHITECTURE freq OF example IS
SIGNAL count1 : STD-LOGIC-Vector(0 to 7);

11

12

13 count1(7)<= not count1(6);
```

[Total Marks is 5]

Term: Spring 2018

Signature of Examiner:

Good Luck Head of Dept.:

page 1 of 3

```
count1(6)<= not count1(5);

count1(5)<= not count1(3);

count1(4)<= not IN-1;

count1(3)<= in-3 or in-1;

count1(2)<= in-3 and in-2;

count1(1)<=count1(2);


count1(1)<=count1(0);

Data <= count1;

END example;
```

```
Solution:
                                VHDL syntax error at Vhdl1.vhd(5) near text "IN"; expecting an identifier ("in" is a reserved keyword)
    4 ENTITY vhdl1 IS
                                               VHDL syntax error at Vhdl1.vhd(5) near text ";"; expecting ":", or ","
                PORT ( IN-1, IN-2, IN-3 ; IN STD-LOGIC;
     6 Data ; out STD-LOGIC-Vector(7 down to 0));
        END vhdl1:
                                          VHDL error at Vhdl1.vhd(6): object "down" is used but not declared
        ARCHITECTURE example OF vhdl1 IS
   10 SIGNAL count1 : STD-LOGIC-Vector(0 to 7);
11 VHDL syntax error at Vhdll.vhd(10) near text "-"; expecting ";", or ":=", or "bus", or "register"
    12 VHDL syntax error at Vhdl1.vhd(13) near text "count1"; expecting "begin", or a declaration statement
    13 count1(7) <= not count1(6);</pre>
    14 count1(6) <= not count1(5);
   14 count1(6) <= not count1(5);
15 count1(5) <= not count1(3);
16 count1(4) <= not IN-1;
    17 count1(3)<= in-3 or in-1;
    18 count1(2) <= in-3 and in-2;
   19 count1(1) <= count1(2);</pre>
                                  Can't resolve multiple constant drivers for net "count1[1]" at Vhdl1.vhd(19)
    20 count1(1) <= count1(0);</pre>
    22 END example;
```

3. Write a VHDL entity code that realizes the shown circuit.



```
Solution:

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY vhdl1 IS
PORT (a,b,c : IN STD_LOGIC;
```