

Examiner : Dr. Mustafa M. Shiple


Subject: Selected Topics in Electronics /(ECE 569)

Score: 5 Marks

Exam Time:20 min

ANSWER THE FOLLOWING QUESTIONS:

1. Briefly discuss pros and cons of CLB.



- 2. Consider the next VHDL code:
 - (a) Synthesize the next code, and Draw the circuit.

```
LIBRARY ieee;
                    USE ieee.std.logic.1164.all;
2
                    ENTITY freq IS
                    PORT ( IN1$, IN_2, IN3$ ; IN STD.LOGIC;
                    Data; out STD.LOGIC. Vector (7 downto 0));
                    END freq;
                    ARCHITECTURE freq OF example IS
9
                    SIGNAL count1 : STD.LOGIC. Vector (0 to 7);
10
11
^{12}
                     count1(7) \le not count1(6);
13
                     count1(6) \le not count1(5);
14
                     count1(5) \le not count1(3);
15
                     count1(4) \le not IN1\$;
16
                     count1(3) \le IN3\$ or IN1\$;
17
                     count1(2) \le IN3\$ and IN_2;
18
                     count1(1) \le count1(2);
```

[Total Marks is 5]

Term: Spring 2018

Signature of Examiner:


Good Luck Head of Dept.:

page 1 of 3

```
count1(1)<=count1(0);
Data <= count1;
END example;
```

```
Solution:
 1 LIBRARY ieee;
 2 USE ieee.std logic 1164.all;
                               VHDL syntax error at Vhdl1.vhd(5) near text $
 4 ENTITY vhdl1 IS
                                   VHDL syntax error at Vhdl1.vhd(5) near text ";"; expecting ":", or ","
         PORT ( IN1$, IN_2, IN3$ ; IN STD.LOGIC;
            Data ; out STD.LOGIC.Vector(7 downto 0));
 7
     END vhdl1;
    ARCHITECTURE example OF vhdl1 IS
10 SIGNAL count1 : STD.LOGIC.Vector(0 to 7);
11
12
     VHDL syntax error at Vhdl1.vhd(13) near text "count1"; expecting "begin", or a declaration statement
           count1(7) <= not count1(6);</pre>
            count1(6) <= not count1(5);</pre>
14
           count1(5) <= not count1(3);
15
16
           count1(4) <= not IN1$;
            count1(3) <= IN3$ or IN1$;
17
           count1(2) <= IN3$ and IN 2;
19
            count1(1) <=count1(2);
            count1(1)<=count1(0); Can't resolve multiple constant drivers for net "count1[1]" at Vhdl1.vhd(19)
20
21
            Data <= count1;
22 END example;
```

3. Write a VHDL entity code that realizes the shown circuit.



```
| LIBRARY ieee; | USE ieee.std_logic_1164.all; | ENTITY vhdl1 IS | PORT (a,b,c : IN STD_LOGIC; y : out STD_logic); | END vhdl1;
```

Signature of Examiner:

Good Luck Head of Dept.:

```
ARCHITECTURE example OF vhdl1 IS
SIGNAL and_out, or_out : STD_logic;
BEGIN
and_out <= a and b;
or_out <= and_out or not c;
y<= not or_out;

END example;
```